• Transactions of the Korean Society of Automotive Engineers
• /
• v.2 no.4
• /
• pp.59-71
• /
• 1994

A multi-polynomial method is proposed to synthesize DRRD cam profiles. A cam lift duration s divided into 10 sections, each of them is expressed by a polynomial equation. 12 design variables are extracted from the cam profile displacement, velocity, and acceleration curves. Because all the design variables have physical meanings which are familiar to most cam designers, it is easy to imagine a profile shape from the design variables. The design envelope of the method is wide enough to be used in DRRD automotive cam designs. Polydyne cams, widely used in automotive engines, are included into the envelope. Unlike Polydyne cams, the method provides capability of wide velocity factor variations, which gives much flexibility in flat-faced tappet design. Area factor of profiles designed by the method can be increased 5-10% compared to those of Polydyne cams without increasing acceleration factor. The method is especially useful for cam profile optimizations.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.10 no.11
• /
• pp.3227-3233
• /
• 2009

A method for performing Boolean resubstitution is proposed. This method is efficiently implemented using division matrix. It begins by creating an algebraic division matrix from given two logic expressions. By introducing Boolean properties and adding literals into the algebraic division matrix, we make the Boolean division matrix. Using this extended division matrix, Boolean substituted expressions are found. Experimental results show the improvements in the literal counts over well-known logic synthesis tools for some benchmark circuits.

• Macromolecular Research
• /
• v.14 no.5
• /
• pp.510-516
• /
• 2006

Lactide was produced from oligomeric PLA by back-biting reaction of the OH end groups. For optimization of the reaction conditions, the effects of temperature, pressure, PLA molecular weight, and catalyst type on the lactide synthesis were examined. The fraction of D,L-lactide decreased with increasing temperature. Among the various Sn-based catalysts, the D,L-lactide fraction was maximized when SnO was used. A higher yield with lower racemization was observed at lower pressure. The conversion of PLA was maximized at an oligomeric PLA molecular weight of ca. 1380. The yield of lactide increased but the fraction of D,L-lactide decreased with increasing molecular weight. The highest conversion with the lowest racemization degree was obtained at a catalyst concentration of 0.1 wt%. The lactide was more sensitive to racemization because of the entropic effect.

• Journal of the Korea Society of Computer and Information
• /
• v.7 no.2
• /
• pp.40-45
• /
• 2002

In this paper, we deals with scheduling problem for data-path synthesis in high-level synthesis. We proposed a new method to optimize interconnection cost for operator allocation. Especially, we focus to optimize for buses to transfer data channel and register to restore operation result. Also we take account ILP formulation in order to get optimal scheduling result. To verify the effectiveness of this study, we select 5th Digital Wave Filter. The experimental result show that purposed method was better then the general methods.

• CDE review
• /
• v.21 no.2
• /
• pp.31-33
• /
• 2015

This paper deals with synthesis of 4 bar linkage by using optimum design. To design 4 bar linkage, overlay method is proposed and for optimization, genetic algorithm is applied with objective function. The accuracy of this method will be determined by errors between real value and test value. We will use Chebychev spacing to get 3 precision positions of input angles. The output angles will be determined by the function that the designer wants input and output relations to be. It will be applied to example to show the accuracy of this method. The advantages of using this method are that it is fast to get optimal solution and it is simple to use.

• ETRI Journal
• /
• v.30 no.4
• /
• pp.535-545
• /
• 2008

This paper introduces a systematic top-down and bottom-up design methodology to assist the designer in the implementation of continuous-time (CT) cascade sigma-delta (${\Sigma}{\Delta}$) modulators. The salient features of this methodology are (a) flexible behavioral modeling for optimum accuracy-efficiency trade-offs at different stages of the top-down synthesis process, (b) direct synthesis in the continuous-time domain for minimum circuit complexity and sensitivity, (c) mixed knowledge-based and optimization-based architectural exploration and specification transmission for enhanced circuit performance, and (d) use of Pareto-optimal fronts of building blocks to reduce re-design iterations. The applicability of this methodology will be illustrated via the design of a 12-bit 20 MHz CT ${\Sigma}{\Delta}$ modulator in a 1.2 V 130 nm CMOS technology.

• Macromolecular Research
• /
• v.15 no.5
• /
• pp.418-423
• /
• 2007

A methacrylate copolymer based on isobornyl methacrylate (IBMA) and methyl methacrylate (MMA) was synthesized in an aqueous suspension via free-radical polymerization. The potential of this copolymer as a heat-resistant optical polymer is also discussed. 1,1,3,3-tetramethylbutyl peroxy-2-ethyl hexanoate and n-octyl mercaptan were used as the initiator and chain transfer agents, respectively. The effect of IBMA on the properties of the copolymer was investigated. The composition of the copolymer was analyzed using $^1H-NMR$, and the heat resistance by measuring the glass transition temperature, which exhibited a linear dependency on the IBMA content in the copolymer. Variation of the chain transfer content used in the synthesis step was effective for the optimization of the copolymer for practical use.

• Journal of the Korean Society for Precision Engineering
• /
• v.16 no.3 s.96
• /
• pp.180-188
• /
• 1999

${\mu}$-synthesis is applied to design a robust controller for a seeker scan loop system which has model uncertainty and is subject to a external disturbance due to abrupt missile maneuver. The issue of modelling a real-valued parametric uncertainty of a physical seeker scan loop system is discussed. The two-degree-of-frame control structure is employed to obtain better performance. It is shown that ${\mu}$-synthesis provides a superior framework for the robust control design of a seeker scan loop system which exhibits robust performance. The proposed robust control system satisfies design requirements, and especially shows good scanning performances for conical and rosette scan patterns despite parametric uncertainty in real system model.

• International Journal of Advanced Culture Technology
• /
• v.6 no.4
• /
• pp.309-316
• /
• 2018

The main purpose of this study is to understand how cognitive factors influence the way people interact with information/information systems, by conducting comprehensive and in-depth literature reviews and a theoretical synthesis of related research. Adaptive systems have been built around an individual user's characteristics, such as interests, preferences, knowledge and goals. Individual differences in the ability to use new information and communication technology have been an important issue in all fields. Performance differences in utilizing new information and communication technology are sufficiently predictable that we can begin to coordinate them. Therefore, it is necessary to understand cognitive mechanisms to explain differences between individuals as well as the levels of performance. The theoretical synthesis from this study can be applied to design intelligent (i.e., human friendly) systems in our everyday lives. Further research should explore optimization design for user, by integrating user's individual traits (such as emotion and intent) and system modules to improve the interactions of human-system in data-driven environments.

• IEIE Transactions on Smart Processing and Computing
• /
• v.3 no.5
• /
• pp.267-270
• /
• 2014

This paper presents the comparative performance of an adaptive FIR filter for a Delayed LMS algorithm. The delayed error signal was used to obtain a Delayed LMS algorithm to allow efficient pipelining for achieving a small critical path and area efficient implementation. This paper presents hardware efficient results (device utilization parameters) and power consumed. The FPGA families (Artix-7, Virtex-7, and Kintex-7) for a low voltage perspective are shown. The synthesis results showed that the artix-7 CMOS family achieves the lowest power consumption of 1.118 mW with 83.18 % device utilization. Different Precision strategies, such as the speed optimization and power optimization, were imposed to achieve these results. The algorithm was implemented using MATLAB (2013b) and synthesized on the Leonardo spectrum.