• Journal of IKEEE
• /
• v.23 no.1
• /
• pp.68-73
• /
• 2019

This paper presents a novel fast shut-down scheme for Buck converter by using a coupled inductor. Generally, a controller for Buck converter stops generating PWM patterns in various fault cases: Overcurrent, Short circuit, or Overvoltage, but the inductor and capacitor keep supplying their stored energy to loads although the switching operations in Buck converter stopped. The stored energy in the inductor and capacitor could cause electrical stresses on breakers and safety problems. The main idea of the proposed fast shutdown scheme is to demagnetize the inductor core by using a coupled inductor, and its performance and operations are verified by using PSIM Simulation.

• Journal of Power Electronics
• /
• v.19 no.1
• /
• pp.220-233
• /
• 2019

This work aims to study and analyze the various operating modes of universal power converter which is powered by solar and thermoelectric generators. The proposed converter is operated in a DC-DC (buck or boost mode) and DC-AC (single phase) inverter with high efficiency. DC power sources, such as solar photovoltaic (SPV) panels, thermoelectric generators (TEGs), and Li-ion battery, are selected as input to the proposed converter according to the nominal output voltage available/generated by these sources. The mode of selection and output power regulation are achieved via control of the metal-oxide semiconductor field-effect transistor (MOSFET) switches in the converter through the modified stepped perturb and observe (MSPO) algorithm. The MSPO duty cycle control algorithm effectively converts the unregulated DC power from the SPV/TEG into regulated DC for storing energy in a Li-ion battery or directly driving a DC load. In this work, the proposed power sources and converter are mathematically modelled using the Scilab-Xcos Simulink tool. The hardware prototype is designed for 200 W rating with a dsPIC30F4011 digital controller. The various output parameters, such as voltage ripple, current ripple, switching losses, and converter efficiency, are analyzed, and the proposed converter with a control circuit operates the converter closely at 97% efficiency.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.27 no.4
• /
• pp.348-355
• /
• 2022

A bipolar DC distribution system suffers from an imbalance in voltages when asymmetric loads are connected at the outputs. Dedicated voltage balancers are required to address the imbalance in bipolar voltage levels. However, additional components eventually increase the cost and decrease the efficiency and power density of the system. Therefore, to deal with the imbalance in output voltages without adding any extra components, this study presents a coupled inductor-based voltage balancing technique with a dual-output CLL resonant converter. The proposed coupled inductor does not require extra magnetic components to balance the output voltages because it is the result of resonant inductors of the CLL tank circuit. It can also avoid complex control schemes applied to voltage balancing. Moreover, with the proposed coupled inductor, the CLL converter acquires good features including zero voltage and zero current switching. Detailed analysis of the proposed coupled inductor is presented with different load conditions. A 3.6-kW hardware prototype was built and tested to validate the performance of the proposed coupled inductor-based voltage balancing technique.

• Journal of Advanced Engineering and Technology
• /
• v.5 no.4
• /
• pp.349-353
• /
• 2012

Recently, Mobile multimedia equipments as smart phone and tablet pc requirement is increasing and this market is also being expanded. These mobile equipments require large multi-media function, so more power consumption is required. For these reasons, the needs of power management IC as switching type dc-dc converter and linear regulator have increased. DC-DC buck converter become more important in power management IC because the operating voltage of VLSI system is very low comparing to lithium-ion battery voltage. There are many people to be concerned about digital DC-DC converter without using external passive device recently. Digital controlled DC-DC converter is essential in mobile application to various external circumstance. This paper proposes the DC-DC Buck Converter using the AVR RISC 8-bit micro-processor control. The designed converter receives the input DC 18-30 [V] and the output voltage of DC-DC Converter changes by the feedback circuit using the A/D conversion function. Duty ratio is adjusted to maintain a constant output voltage 12 [V]. Proposed converter using the micro-processor control was compared to a typical boost converter. As a result, the current loss in the proposed converter was reduced about 10.7%. Input voltage and output voltage can be displayed on the LCD display to see the status of the operation.

• Journal of the Korean Society for Railway
• /
• v.19 no.3
• /
• pp.297-303
• /
• 2016

This paper introduces auxiliary power supply systems (APS) for railroad applications and proposes a new power conversion structure for highly-efficient and lightweight APS systems. The proposed structure focuses on an improvement of the power density in APS. It eliminates unnecessary power conversion stages in the conventional APS structure by modulating the dc/dc converter circuit and the structure of the system. The dc/dc converter circuit used in the proposed structure is based on a multi-level half-bridge converter, a widely used topology in railroad APS applications; a flying capacitor is newly added to the conventional circuit. The added capacitor is used not only to enhance the soft switching condition of the switches, but also so that the new pantograph will have a side voltage source of a battery charger in the APS structure. Since the battery charger uses the pantograph side voltage source in the proposed structure, rather than using the output of the main dc/dc converter in the conventional structure, the size and efficiency of the main dc/dc converter are reduced and increased, respectively. To verify the effectiveness of the proposed structure, simulation results will be presented with metropolitan transit APS specifications.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.45 no.6
• /
• pp.60-67
• /
• 2008

A low-power 2.4GHz fractional-N frequency synthesizer has been designed for 2.4GHz ISM band applications such as Bluetooth, Zigbee, and WLAN. To achieve low-power characteristic, the design has been focused on the power optimization of power-hungry blocks such as VCO, prescaler, and ${\Sigma}-{\Delta}$ modulator. An NP-core type VCO is adopted to optimize both phase noise and power consumption. Dynamic D-F/Fs with no static DC current are employed in designing the low-power prescaler circuit. The ${\Sigma}-{\Delta}$ modulator is designed using a modulus mapping circuit for reducing hardware complexity and power consumption. The designed frequency synthesizer which was fabricated using a $0.18{\mu}m$ CMOS process consumes 7.9mA from a single 1.8V supply voltage. The experimental results show that a phase noise of -118dBc/Hz at 1MHz offset, the reference spur of -70dBc at 25MHz offset, and the channel switching time of $15{\mu}s$ over 25MHz transition have been achieved. The designed chip occupies an area of $1.16mm^2$ including pads where the core area is only $0.64mm^2$.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.23 no.9
• /
• pp.1079-1086
• /
• 2012

In this paper, X-band 60 W Solid-State Power Amplifier with sequential control circuit and pulse width variation circuit for improve bias of SSPA module was designed. The sequential control circuit operate in regular sequence drain bias switching of GaAs FET. The distortion and efficiency of output signals due to SSPA nonlinear degradation is increased by making operate in regular sequence the drain bias wider than that of RF input signals pulse width if only input signal using pulsed width variation. The GaAs FETs are used for the 60 W SSPA module which is consists of 3-stage modules, pre-amplifier stage, driver-amplifier stage and main-power amplifier stage. The main power amplifier stage is implemented with the power combiner, as a balanced amplifier structure, to obtain the power greater than 60 W. The designed SSPA modules has 50 dB gain, pulse period 1 msec, pulse width 100 us, 10 % duty cycle and 60 watts output power in the frequency range of 9.2~9.6 GHz and it can be applied to solid-state pulse compression radar using pulse SSPA.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.40 no.11
• /
• pp.83-94
• /
• 2003

In this paper. a highly linear and low glitch CMOS current mode digital-to-analog converter (DAC) by self calibration bias circuit is proposed. The architecture of the DAC is based on a current steering 6＋4 segmented type and new switching scheme for the current cell matrix, which reduced non-linearity error and graded error. In order to achieve a high performance DAC . novel current cell with a low spurious deglitching circuit and a new inverse thermometer decoder are proposed. The prototype DAC was implemented in a 0.35${\mu}{\textrm}{m}$ n-well CMOS technology. Experimental result show that SFDR is 60 ㏈ when sampling frequency is 32MHz and DAC output frequency is 7.92MHz. The DAC dissipates 46 mW at a 3.3 Volt single power supply and occupies a chip area of 1350${\mu}{\textrm}{m}$ ${\times}$750${\mu}{\textrm}{m}$.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.17 no.6
• /
• pp.715-720
• /
• 2016

This paper proposes a PWM (Pulse Width Modulation) voltage mode DC-DC step-up converter for portable devices. The converter, which is operated with a 1 MHz switching frequency, is capable of reducing the mounting area of passive devices, such as inductor and capacitor, and is suitable for compact mobile products. This step-up converter consists of a power stage and a control block. The circuit elements of the power stage are an inductor, output capacitor, MOS transistors Meanwhile, control block consist of OPAMP (operational amplifier), BGR (band gap reference), soft-start, hysteresis comparator, and non-overlap driver and some protection circuits (OVP, TSD, UVLO). The hysteresis comparator and non-overlapping drivers reduce the output ripple and the effects of noise to improve safety. The proposed step-up converter was designed and verified in Magnachip/Hynix 0.18um 1-poly, 6-metal CMOS process technology. The output voltage was 5 V with a 3.3 V input voltage, output current of 100 mA, output ripple less than 1% of the output voltage, and a switching frequency of 1 MHz. These designed DC-DC step-up converters could be applied to the Personal Digital Assistants(PDA), cellular Phones, Laptop Computer, etc.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.21 no.5
• /
• pp.10-24
• /
• 2007

In the dissertation, a power conversion system for fuel cell is composed of a PWM inverter with LC filter in order to convert fuel cell voltage to a single phase 220[V]. In addition, new insulated DC-DC converters are proposed in order that fuel cell voltage is boosted to 380[V]. In this paper, it requires smaller components than existing converters, which makes easy control. The proposed DC-DC converter controls output power by the adjustment of phase-shift width using switch $S_5\;and\;S_6$ in the secondary switch which provides 93-97[%] efficiency in the wide range of output voltage. Fuel cell simulator is implemented to show similar output characteristics to actual fuel cell. Appropriate dead time td enables soft switching to the range where the peak value of excitation current in a high frequency transformer is in accordance with current in the primary circuit. Moreover, appropriate setting to serial inductance La reduces communication loss arisen at light-load generator and serge voltage arisen at a secondary switch and serial diode. Finally, TMS320C31 board and EPLD using PWM switching technique to act a single phase full-bridge inverter which is planed to make alternating current suitable for household