• 한국생산제조학회지
• /
• 제21권6호
• /
• pp.855-859
• /
• 2012

Silicon nanowires (SiNWs) were fabricated by a metal-assisted chemical etching of Si and the porous structure on their surfaces was controlled by changing the volume ratio of the etching solution composed of hydrofluoric acid, hydrogen peroxide, and deionized water. The concentration of hydrogen peroxide as the oxidant was varied for controlling the porosity of SiNWs. The optical properties of porous SiNWs were unique and very different from those of single-crystalline Si, as characterized by measuring their photoluminescence and Raman spectra for different porosities.

• 태양에너지
• /
• 제7권1호
• /
• pp.30-34
• /
• 1987

Experimental results are discussed concerning temperature effects from $25^{\circ}C$ to $100^{\circ}C$ on amorphous silicon solar cells. N-I-P hydrogenated amorphous silicon solar cells are fabricated on stainless steel and indium tin oxide glass substrates. The open circuit voltage, short circuit current, fill factor and conversion efficiency have been measured under AM1 condition as a function of temperature. The open circuit voltage decreased by $2.6mV/^{\circ}C$ while the short circuit current increases with increased temperature. The conversion efficiency is almost independent of temperature which is contrary to widely using single crystalline solar cells of which efficiencies decrease with increasing temperature.

• 한국전기전자재료학회논문지
• /
• 제26권1호
• /
• pp.73-79
• /
• 2013

Crystalline silicon solar cells with $SiN_x/SiN_x$ and $SiN_x/SiO_x$ double layer anti-reflection coatings(ARC) were studied in this paper. Optimizing passivation effect and optical properties of $SiN_x$ and $SiO_x$ layer deposited by PECVD was performed prior to double layer application. When the refractive index (n) of silicon nitride was varied in range of 1.9~2.3, silicon wafer deposited with silicon nitride layer of 80 nm thickness and n= 2.2 showed the effective lifetime of $1,370{\mu}m$. Silicon nitride with n= 1.9 had the smallest extinction coefficient among these conditions. Silicon oxide layer with 110 nm thickness and n= 1.46 showed the extinction coefficient spectrum near to zero in the 300~1,100 nm region, similar to silicon nitride with n= 1.9. Thus silicon nitride with n= 1.9 and silicon oxide with n= 1.46 would be proper as the upper ARC layer with low extinction coefficient, and silicon nitride with n=2.2 as the lower layer with good passivation effect. As a result, the double layer AR coated silicon wafer showed lower surface reflection and so more light absorption, compared with $SiN_x$ single layer. With the completed solar cell with $SiN_x/SiN_x$ of n= 2.2/1.9 and $SiN_x/SiO_x$ of n= 2.2/1.46, the electrical characteristics was improved as ${\Delta}V_{oc}$= 3.7 mV, ${\Delta}_{sc}=0.11mA/cm^2$ and ${\Delta}V_{oc}$=5.2 mV, ${\Delta}J_{sc}=0.23mA/cm^2$, respectively. It led to the efficiency improvement as 0.1% and 0.23%.

• Current Photovoltaic Research
• /
• 제6권2호
• /
• pp.49-55
• /
• 2018

Recently solar cell industry needs the optimal design of Czochralski process for low cost high quality silicon mono crystalline ingot. Because market needs both high efficient solar cell and similar cost with multi-crystalline Si ingot. For cost reduction in Czochralski process, first of all energy reduction should be completed because Czochralski process is high energy consumption process. For this purpose we studied optimal water-cooling tube design and simultaneously we also check the quality of ingot with Von mises stress and V(pull speed of ingot)/G(temperature gradient to the crystallization) values. At this research we used $CG-Sim^{(R)}$ S/W package and finally we got improved water-cooling tube design than normally used process in present industry. The optimal water-cooling tube length should be 200mm. The result will be adopted at real industry.

• 한국진공학회지
• /
• 제2권4호
• /
• pp.501-506
• /
• 1993

The spatial potential distribution of electron cyclotron resonance plasma is measured as a function of tehsubstrate DC bias by Langmuir probe method. It is observed that the substrate DC bias changes the slope of the plasma potential near the subsrate, resulting in changes in flux and energy of the impinging ions across plasma $_strate boundary along themagnetric field. The effect of the substrate DC bias on the low-temperature silicon homoepitaxy (below $560^{\circ}C$) is examine dby in situ reflection high energy electron diffraction (RHEED), cross-section transmission electron microscopy (XTEM),plan-view TEM and high resolution transmision electron microscopy(HRTEM). While the polycrystalline silicon layers are grow withnegative substrate biases, the single crystaline silicon layers are grown with negative substrate biases, the singel crystalline silicon layers are grown with positive substrate biases. As the substrate bias changes form negative to positive values, the growth rate decreases. It is concluded that the control of the ion energy during plasma deposition is very important in silicon epitaxy at low temperatures below $560^{\circ}C$ by UHV-ECRCVD.VD.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1996년도 하계학술대회 논문집 C
• /
• pp.1988-1990
• /
• 1996

In this work, we have grown or evaporated thermal oxide and E-beam oxide on the (100) oriented n-type silicon wafers, respectively and they were directly bonded with another silicon wafer after hydrophilization using solutions of three types of $HNO_3$, $H_{2}SO_{4}$ and $NH_{4}OH$. Changes of average surface roughness after hydrophilizations of the single crystalline silicon wafer, thermal oxide and E-beam evaporated silicon oxide were studied using atomic force microscope. Bonding interfaces of the bonded pairs were inspected using scanning electron microscope. Void and non-contact area of the bonded pairs were also inspected using infrared transmission microscope.

• Journal of Information Display
• /
• 제12권2호
• /
• pp.109-113
• /
• 2011

This paper summarizes the recent fabrication and characterizations of flexible high-speed radio frequency (RF) transistors, PIN-diode single-pole single-throw switches, as well as flexible inductors and capacitors, based on single-crystalline Si nanomembranes transferred on polyethylene terephthalate substrates. Flexible thin-film transistors (TFTs) on plastic substrates have reached RF operation speed with a record cut-off/maximum oscillation frequency ($f_T/f_{max}$) values of 3.8/12 GHz. PIN diode switches exhibit excellent ON/OFF behaviors at high RF frequencies. Flexible inductors and capacitors compatible with high-speed TFT fabrication show resonance frequencies ($f_{res}$) up to 9.1 and 13.5 GHz, respectively. Robust mechanical characteristics were also demonstrated with these high-frequency passives components.

• 한국결정성장학회:학술대회논문집
• /
• 한국결정성장학회 1997년도 Proceedings of the 12th KACG Technical Meeting and the 4th Korea-Japan EMGS (Electronic Materials Growth Symposium)
• /
• pp.269-274
• /
• 1997

Silicon carbide(SiC) epilayers were grown by a thermal CVD(chemical vapor deposition) process, and their crystalline properties were investigated. Especially, the growth conditions of 6H-Sic homoepitaxial layers were obtained using a SiC-uncoated graphite susceptor that utilized Mo-plates. In order to investigate the crystallinity of grown layers, Nomarski photograph, transmittance, XRD, Raman, PL and TEM measurements were used. The best quality of 6H-SiC epilayers was obtained in conditions of growth temperature 1500$^{\circ}C$ and C/Si ratio 2.0.

• Current Photovoltaic Research
• /
• 제6권1호
• /
• pp.27-30
• /
• 2018

The dependency of the electrical characteristics of silicon solar-cells on the depth of damaged layer induced by wire-sawing process was investigated. To compare cell efficiency with residual sawing damage, silicon solar-cells were fabricated by using as-sawn wafers having different depth of saw damage without any damaged etching process. The damaged layer induced by wire-sawing process in silicon bulk intensely influenced the value of fill factor on solar cells, degrading fill factor to 57.20%. In addition, the photovoltaic characteristics of solar cells applying texturing process shows that although the initial depth of saw-damage induced by wire-sawing process was different, the value of short-circuit current, fill-factor, and power-conversion-efficiency have an almost same, showing ~17.4% of cell efficiency. It indicated that the degradation of solar-cell efficiency induced by wire-sawing process could be prevented by eliminating all damaged layer through sufficient pyramid-surface texturing process.

• Bulletin of the Korean Chemical Society
• /
• 제34권11호
• /
• pp.3451-3455
• /
• 2013

Single-crystalline silicon nanowires (SiNWs) were fabricated by using an electroless metal-assisted etching of bulk silicon wafers with silver nanoparticles obtained by wet electroless deposition. The etching of SiNWs is based on sequential treatment in aqueous solutions of silver nitrate followed by hydrofluoric acid and hydrogen peroxide. SEM observation shows that well-aligned nanowire arrays perpendicular to the surface of the Si substrate were produced. Free-standing SiNWs were then obtained using ultrasono-method in toluene. Alkyl-derivatized SiNWs were prepared to prevent the aggregation of SiNWs and obtained from the reaction of SiNWs and dodecene via hydrosilylation. Optical characterizations of SiNWs were achieved by FT-IR spectroscopy and indicated that the surface of SiNWs is terminated with hydrogen for fresh SiNWs and with dodecyl group for dodecyl-derivatized SiNWs, respectively. The main structures of dodecyl-derivatized SiNWs are wires and rods and their thicknesses of rods and wire are typically 150-250 and 10-20 nm, respectively. The morphology and chemical state of dodecyl-derivatized SiNWs are characterized by scanning electron microscopy, transmission electron microscopy, and X-ray photoelectron spectroscopy.