• Title/Summary/Keyword: Single Carrier PWM

Search Result 27, Processing Time 0.025 seconds

Realization of the Space Vector PWM Inverter Using a Quasi - Resonant DC Link (준 공진 DC 링크를 사용한 공간 벡터 PWM 인버터의 구현)

  • 한완옥;조성정;이정규;임승하;이성백
    • Journal of the Korean Institute of Telematics and Electronics B
    • /
    • v.31B no.12
    • /
    • pp.137-144
    • /
    • 1994
  • In this paepr, we present a soft switching PWM inverter as reducing switching loss and stress at high power application. The PWM inverter is designed by space voltage about 2$\sqrt{3}$ times (15%) than conventional SPWM method. To reduce switching loss and stress. The DC link requires a capacitor, an inductor and two additional switches. Therefore proposed inverter performs trun PWM operation under the soft switching condition. As a result of soft switching we can reduce switching loss and ensure stability of switching devices. For approach to real time, control system is realized by 8 bit single-chip microprocessor. Therefore, we can construct system is with simplified volumn and structure by eliminating carrier wave and referrence wave generator of conventional SPWM method.

  • PDF

A Novel Modulation Strategy Based on Level-Shifted PWM for Fault Tolerant Control of Cascaded Multilevel Inverters (Cascaded 멀티레벨 인버터의 고장 허용 제어를 위한 Level-Shifted PWM 기반의 새로운 변조 기법)

  • Kim, Seok-Min;Lee, June-Seok;Lee, Kyo-Beum
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.64 no.5
    • /
    • pp.718-725
    • /
    • 2015
  • This paper proposes a novel level-shifted PWM (LS-PWM) strategy for fault tolerant cascaded multilevel inverter. Most proposed fault-tolerant operation methods in many of studies are based on a phase-shifted PWM (PS-PWM) method. To apply these methods to multilevel inverter systems using LS-PWM, two additional steps will be implemented. During the occurrence of a single-inverter-cell fault, the carrier bands scheme is reconfigured and modulation levels of inverter cells are reassigned in this proposed fault-tolerant operation. The proposed strategy performs balanced three-phase line-to-line voltages and line currents when a switching device fault occurs in a cascaded multilevel inverter using LS-PWM. Simulation and experimental results are included in the paper to verify the proposed method.

Comparison of Starting Current Characteristics for Three-Phase Induction Motor Due to Phase-control Soft Starter and Asynchronous PWM AC Chopper

  • Thanyaphirak, Veera;Kinnares, Vijit;Kunakorn, Anantawat
    • Journal of Electrical Engineering and Technology
    • /
    • v.12 no.3
    • /
    • pp.1090-1100
    • /
    • 2017
  • This paper presents the comparison of starting current characteristics of a three-phase induction motor fed by two types of soft starters. The first soft starter under investigation is a conventional AC voltage controller on the basis of a phase-control technique. The other is the proposed asynchronous PWM AC chopper which is developed from the conventional synchronous PWM AC chopper. In this paper, the proposed asynchronous PWM AC chopper control scheme is developed by generating only two asynchronous PWM signals for a three-phase main power circuit (6 switching devices) from a single voltage control signal which is compared with a single sawtooth carrier signal. By this approach, the PWM signals are independent and easy to implement since the PWM signals do not need to be synchronized with a three-phase voltage source. Details of both soft starters are discussed. The experimental and simulation results of the starting currents are shown. It is found that the asynchronous PWM AC chopper efficiently works as a suitable soft starter for the three-phase induction motor due to that the starting currents are reduced and are sinusoidal with less harmonic contents, when being compared with the starting current waveforms using the conventional phase-control starting technique. Also the proposed soft starter offers low starting electromagnetic torque pulsation.

A Ripple Rejection Inherited RPWM for VSI Working with Fluctuating DC Link Voltage

  • Jarin, T.;Subburaj, P.;Bright, Shibu J V
    • Journal of Electrical Engineering and Technology
    • /
    • v.10 no.5
    • /
    • pp.2018-2030
    • /
    • 2015
  • A two stage ac drive configuration consisting of a single-phase line commutated rectifier and a three-phase voltage source inverter (VSI) is very common in low and medium power applications. The deterministic pulse width modulation (PWM) methods like sinusoidal PWM (SPWM) could not be considered as an ideal choice for modern drives since they result mechanical vibration and acoustic noise, and limit the application scope. This is due to the incapability of the deterministic PWM strategies in sprawling the harmonic power. The random PWM (RPWM) approaches could solve this issue by creating continuous harmonic profile instead of discrete clusters of dominant harmonics. Insufficient filtering at dc link results in the amplitude distortion of the input dc voltage to the VSI and has the most significant impact on the spectral errors (difference between theoretical and practical spectra). It is obvious that the sprawling effect of RPWM undoubtedly influenced by input fluctuation and the discrete harmonic clusters may reappear. The influence of dc link fluctuation on harmonics and their spreading effect in the VSI remains invalidated. A case study is done with four different filter capacitor values in this paper and results are compared with the constant dc input operation. This paper also proposes an ingenious RPWM, a ripple dosed sinusoidal reference-random carrier PWM (RDSRRCPWM), which has the innate capacity of suppressing the effect of input fluctuation in the output than the other modern PWM methods. MATLAB based simulation study reveals the fundamental component, total harmonic distortion (THD) and harmonic spread factor (HSF) for various modulation indices. The non-ideal dc link is managed well with the developed RDSRRCPWM applied to the VSI and tested in a proto type VSI using the field programmable gate array (FPGA).

A study on the Conducted Noise Reduction in Random PWM (Random PWM 기법을 이용한 전도노이즈 저감)

  • Jeong, Dong-Hyo
    • Proceedings of the KIEE Conference
    • /
    • 2006.10b
    • /
    • pp.154-158
    • /
    • 2006
  • The switching-mode power converter has been widely used because of its features of high efficiency and small weight and size. These features are brought by the ON-OFF operation of semiconductor switching devices. However, this switching operation causes the surge and EMI(Electromagnetic Interference) which deteriorate the reliability of the converter themselves and entire electronic systems. This problem on the surge and noise is one of the most serious difficulties in AC-to-DC converter. Random Pulse Width Modulation (RPWM) is peformed by adding a random perturbation to switching instant while output-voltage regulation of converter is performed. RPWM method for reducing conducted EMI in single switch three phase discontinuous conduction mode boost converter is presented. The more white noise is injected, the more conducted EMI is reduced. But output-voltage is not sufficiently regulated. This is the reason why carrier frequency selection topology is proposed. In the case of carrier frequency selection, output-voltage of steady state and transient state is fully regulated. A RPWM control method was proposed in order to smooth the switching noise spectrum and reduce it's level. Experimental results are verified by converter operating at 300v/1kW with $5%{\sim}30%$ white noise input. Spectrum analysis is performed on the Phase current and the CM noise voltage. The former is measured with Current Probe and the latter is achieved with LISN, which are connected to the spectrum analyzer respectively.

  • PDF

A New Cascaded Multilevel Inverter Topology with Voltage Sources Arranged in Matrix Structure

  • Thamizharasan, S.;Baskaran, J.;Ramkumar, S.
    • Journal of Electrical Engineering and Technology
    • /
    • v.10 no.4
    • /
    • pp.1552-1557
    • /
    • 2015
  • The paper unleashes a new idea to arrive at reduced switch count topological structures configured in the form of a matrix for a cascaded Multi level inverter (CMLI). The theory encircles to minimize the number of switches involved in the conduction path and there from acclaim reduced input current distortion, lower switching losses and electromagnetic interference. The focus extends to standardize the number of power devices required for reaching different levels of output voltage from the same architecture. It includes appropriate pulse width modulation (PWM) strategy to generate firing pulses and ensure the desired operation of the power modules. The investigative study carries with it MATLAB based simulation and experimental results obtained using suitable prototypes to illustrate the viability of the proposed concept. The promising nature of the performance projects a new dimension in the use of single phase MLIs for renewable energy related applications.

Bi-Directional Multi-Level Converter for an Energy Storage System

  • Han, Sang-Hyup;Kim, Heung-Geun;Cha, Honnyong;Chun, Tae-Won;Nho, Eui-Cheol
    • Journal of Power Electronics
    • /
    • v.14 no.3
    • /
    • pp.499-506
    • /
    • 2014
  • This paper proposes a 3 kW single-phase bi-directional multi-level converter for energy storage applications. The proposed topology is based on the H-bridge structure with four switches connected to the DC-link. A simple phase opposition disposition PWM method that requires only one carrier signal is also suggested. The switching sequence to balance the capacitor voltage is considered. The topology can be extended to a nine-level converter or a three-phase system. The operating principle of the proposed converter is verified through a simulation and an experiment.

Digital Control of Three Phase Active Filter System (3상 전류형 능동필터의 디지탈 제어)

  • Hwang, Jong-Gyu;Song, Sung-Hak;Mok, Hyung-Soo;Choe, Gyu-Ha;Kim, Han-Sung
    • Proceedings of the KIEE Conference
    • /
    • 1995.07a
    • /
    • pp.431-433
    • /
    • 1995
  • Active Power Filters(APF) have been developed for several years to solve the harmonics disturbance problems on power system networks. This paper studies observer based digital algorithm and PWM technique for three phase current source APF by simulation. Both switching or outside white noises affect seriously at control signal for APF control system. Hence observer algorithm to reduce noises is used. A technique of generation gating patterns for the CSI topologies based on carrier PWM techniques is applied. The requirements imposed on gating signals are satisified by the appropriate combination of single phase switching patterns and short pulse generator.

  • PDF

A Novel Modulation Scheme and a DC-Link Voltage Balancing Control Strategy for T-Type H-Bridge Cascaded Multilevel Converters

  • Wang, Yue;Hu, Yaowei;Chen, Guozhu
    • Journal of Power Electronics
    • /
    • v.16 no.6
    • /
    • pp.2099-2108
    • /
    • 2016
  • The cascaded multilevel converter is widely adopted to medium/high voltage and high power electronic applications due to the small harmonic components of the output voltage and the facilitation of modularity. In this paper, the operation principle of a T-type H-bridge topology is investigated in detail, and a carrier phase shifted pulse width modulation (CPS-PWM) based control method is proposed for this topology. Taking a virtual five-level waveform achieved by a unipolar double frequency CPS-PWM as the output object, PWM signals of the T-type H-bridge can be obtained by reverse derivation according to its switching modes. In addition, a control method for the T-type H-bridge based cascaded multilevel converter is introduced. Then a single-phase T-type H-bridge cascaded multilevel static var generator (SVG) prototype is built, and a repetitive controller based compound current control strategy is designed with the DC-link voltage balancing control scheme analyzed. Finally, simulation and experimental results validate the correctness and feasibility of the proposed modulation method and control strategy for T-type H-bridge based cascaded multilevel converters.

Single Phase 5-level Inverter with DC-link Switches (DC링크 스위치를 갖는 단상 5레벨 인버터)

  • Choi, Young-Tae;Sun, Ho-Dong;Park, Min-Young;Kim, Heung-Geun;Chun, Tea-Won;Nho, Eui-Cheol
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.16 no.3
    • /
    • pp.283-292
    • /
    • 2011
  • This paper proposed a new multi-level inverter topology based on a H-bridge with two switches and two diodes connected to the DC-link. The output voltage of the proposed topology is quite closer to a sinusoidal waveform compared with a typical single phase inverter. The proposed multi-level inverter is applicable to a power conditioning system for renewable energy sources, and it can be also used as a building block of a cascaded multi-level inverter for a high voltage application. In case of conventional H-bridge type or NPC type multi-level inverter, 8 controllable switches are used to obtain a 5 level output voltage, but the proposed multi-level inverter requires only 6 controllable switches. Thus the circuit configuration is quite simple, reliable and cost-effective implementation is possible. The efficiency can be improved owing to the reduction of the switching loss. A new PWM method based on POD modulation is suggested which requires only one carrier signal. The switching sequence to make the capacitor voltage balanced is also considered. The feasibility is studied through simulation and experiment.