• ETRI Journal
• /
• 제32권2호
• /
• pp.248-254
• /
• 2010

We demonstrate a linear bus wavelength-reused gigabit wavelength-division multiplexing passive optical network (WDM-PON) with multiple optical add-drop nodes. A commercially available reflective semiconductor optical amplifier-based WDM-PON has a sufficient power budget to provide multiple optical add/drop nodes in 16 WDM channels. Sixteen 1.25 Gb/s WDM channels are successfully transmitted over 20 km of single-mode fiber with four optical add/drop multiplexers, even with 32 dB reflection and chromatic dispersion in the link.

• 전자공학회논문지D
• /
• 제35D권8호
• /
• pp.69-75
• /
• 1998

We demonstrate wavelength conversion of 2.5Gb/s optical signals by four-wave mixing (FWM) in a semiconductor optical amplifier (SOA). We investigate the effect of input pump and signal powers on the coversion efficiency, optical signal-to-noise ratio (OSNR) and extinction ratio to be a measure of performance in a wavelength converter. As a result, we show that the maximum bit error rate (BER) performance can be obtained by co promising among high-vonversion efficiency (minimum Pprobe), high-OSNR (maximum Pprobe) and low-cross-gain saturation effects (Pprobe kept at least 6dB weaker than Ppump). In our experiment, we obtain optimum performance at +3 dBm pump power and -6dBm signal power. The power penalty incurred in the wavelength conversion can be minimized by careful selection of the input pump and signal powers. We show that about 0.5dB power penalty for 3.2nm wavelength coversion at 10-10 BER is achievable.

• Journal of the Optical Society of Korea
• /
• 제16권1호
• /
• pp.13-16
• /
• 2012

We demonstrate an optical gate architecture using a single SOA to perform AND, OR and NOT logic functions. Simple reconfigurable all-optical logic operations are implemented using RZ modulated signals at 40 Gb/s. Contrast ratio and extinction ratio values have been analysed for the different types of logic gates. Maximum extinction ratio and contrast ratio achieved are 19dB and 17.2 dB respectively. Simple structure and potential for integration makes this architecture an interesting approach in photonic computing and optical signal processing.

• Journal of the Optical Society of Korea
• /
• 제18권6호
• /
• pp.639-645
• /
• 2014

In this paper, the scheme of a single module for simultaneous operation of all-optical computing circuits, namely half adder and half subtractor, are realized using semiconductor optical amplifier (SOA) based logic gates. Optical XOR gate by employing a SOA based Mach-Zehnder interferometer (MZI) configuration is used to get the sum and difference outputs. A carry signal is generated using a SOA-four wave mixing (FWM) based AND gate, whereas, the borrow is generated by employing the SOA-cross gain modulation (XGM) effect. The obtained results confirm the feasibility of our configuration by proving the good level of quality factor i.e. ~5.5, 9.95 and 12.51 for sum/difference, carry and borrow, respectively at 0 dBm of input power.

• 전기전자학회논문지
• /
• 제11권3호
• /
• pp.122-128
• /
• 2007

Sinusoidal voltage-controlled oscillators (VCOs) based on Colpitts and Hartley oscillators are presented. They consist of a LC parallel-tuned circuit connected in a negative-feedback loop with an OTA-R amplifier and two diode limiters, where the inductor is simulated one realized with temperature-stable linear operational transconductance amplifiers (OTAs) and a grounded capacitor. Prototype VCOs are built with discrete components. The Colpitts VCO exhibits less than 1% nonlinearity in its current-to-frequency transfer characteristic from 4.2 to 21.7 MHz and ${\pm}$95 ppm/$^{\circ}C$ temperature drift of frequency over 0 to $70^{\circ}C$. The total harmonic distortion (THD) is as low as 2.92% with a peak-to-peak amplitude of 0.7 V for a frequency-tuning range of 10.8-32 MHz. The Hartley VCO has the temperature drift and THD of two times higher than those of the Colpitts VCO.

• 한국광학회지
• /
• 제10권6호
• /
• pp.507-511
• /
• 1999

10 Gbit/s급의 모드-록킹된 광섬유 레이저 신호로부터 반도체 광 증폭기의 4광파 혼합신호를 이용하여 10GHz로 위상 동기된 신호를 얻었다. 제작된 위상 동기 회로는 8시간 이상 성공적으로 안정되게 동작되었고, 위상 동기 주파수 작동 범위는 입력 광펄스 주파수의 30KHz 이내로 측정되었다.

• 전기학회논문지
• /
• 제56권12호
• /
• pp.2214-2216
• /
• 2007

Based on a semiconductor optical amplifier and sampled fiber Bragg gratings, polarization-controlled waveband switching in multiwavelength fiber laser is successfully demonstrated at room temperature by using high polarization selectivity of a polarization beam splitter. A multiwavelength-switching operation between eight and six laser lines with signal to noise ratio over 35 dB and wavelength spacing of ${\sim}0.8nm$ has been successfully demonstrated. The switching displacement of the proposed laser was ${\sim}7.1nm$. The intensity unevenness between different laser lines was measured to be less than 6.5 dB. The switching displacement between wavebands (groups of contiguous wavelengths), wavelength channels, and their spacings can be flexibly designed by the selected comb filters.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제11권4호
• /
• pp.256-261
• /
• 2011

We demonstrate 3-Gb/s wireless link using a 60-GHz receiver front-end fabricated in $0.25-{\mu}m$ SiGe:C bipolar complementary metal oxide semiconductor (BiCMOS) and a mixed-mode quadrature phase-shift keying (QPSK) demodulator fabricated in 60-nm CMOS. The 60-GHz receiver consists of a low-noise amplifier and a down-conversion mixer. It has the peak conversion gain of 16 dB at 62 GHz and the 3-dB intermediate-frequency bandwidth of 6 GHz. The demodulator using 1-bit sampling scheme can demodulate up to 4.8-Gb/s QPSK signals. We achieve successful transmission of 3-Gb/s data in 60 GHz through 2-m wireless link.

• Journal of the Optical Society of Korea
• /
• 제18권1호
• /
• pp.65-70
• /
• 2014

This paper presents the simulation and design of an all-optical subtractor using a quantum-dot semiconductor optical amplifier Mach-Zehnder interferometer (QD-SOA MZI) structure consisting of two cascaded switches, the first of which produces the differential bit. Then the second switch produces the borrow bit by using the output of the first switch and the subtrahend data stream. Simulation results were obtained by solving the rate equations of the QD-SOA. The effects of QD-SOA length, peak power and current density have been investigated. The designed gate can operate at speeds of over 250 Gb/s. The simulation results demonstrate a high extinction ratio and a clear and wide-opening eye diagram.

• Journal of Semiconductor Engineering
• /
• 제1권2호
• /
• pp.64-73
• /
• 2020

As CMOS technology scales down, the design of analog signal processing circuit becomes far more difficult because of steadily decreasing supply voltage and smaller intrinsic gain of transistors. With sub-1V supply voltage, the conventional analog signal processing relying on high-gain amplifiers is not an effective solution and different approach has to be sought. One of the promising approaches is "time-domain analog signal processing" which exploits the improving switching speed of transistors in a scaled CMOS technology. In this paper, various time-domain analog signal processing techniques are explained with some experimental results.