• Title/Summary/Keyword: SMPS dedicated chip

Search Result 2, Processing Time 0.014 seconds

Power Supply System Configuration for Preventing Corrosion on Pipeline using a Low-cost SMPS Chip

  • Sung-Gi Chae;Jun-Jae An;Gwang-Cheol Song;Seong-Mi Park;Sung-Jun Park
    • Journal of the Korean Society of Industry Convergence
    • /
    • v.27 no.5
    • /
    • pp.1099-1109
    • /
    • 2024
  • As a wide range of industries using iron, such as water and sewerage pipes, gas pipelines, heat pipes, electric engines, communication pipes, and oil pipelines, rapidly become active, there is a demand for reliability and low cost of DC power supplies that can prevent corrosion of pipe networks. In particular, high-efficiency corrosion prevention systems due to changes in the perception of carbon emissions and energy saving are essential elements. Therefore, the construction of a switching-type corrosion current controller is being activated. Also, in such systems, DC/DC converters capable of multi-channel current control are demanded for corrosion prevention functions and uniform consumption of sacrificial anodes. This paper proposes a new current supply system for preventing pipeline corrosion using a low-cost SMPS dedicated chip. The proposed method can maintain excellent parallel operation function, protection function, and response speed by configuring a current controller using a hybrid method using analog and digital. The proposed method verified its superiority through simulations and experiments.

One-Chip Multi-Output SMPS using a Shared Digital Controller and Pseudo Relaxation Oscillating Technique (디지털 컨트롤러 공유 및 Pseudo Relaxation Oscillating 기법을 이용한 원-칩 다중출력 SMPS)

  • Park, Young-Kyun;Lim, Ji-Hoon;Wee, Jae-Kyung;Lee, Yong-Keun;Song, Inchae
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.1
    • /
    • pp.148-156
    • /
    • 2013
  • This paper suggests a multi-level and multi-output SMPS based on a shared digital logic controller through independently operating in each dedicated time periods. Although the shared architecture can be devised with small area and high efficiency, it has critical drawbacks that real-time control of each DPWM generators are impossible and its output voltage can be unstable. To solve these problems, a real-time current compensation scheme is proposed as a solution. A current consumption of the core block and entire block with four driver buffers was simulated about 4.9mA and 30mA at 10MHz switching frequency and 100MHz core operating frequency. Output voltage ripple was 11 mV at 3.3V output voltage. Over/undershoot voltage was 10mV/19.6mV at 3.3V output voltage. The noise performance was simulated at 800mA and 100KHz load regulation. Core circuit can be implemented small size in $700{\mu}m{\times}800{\mu}m$ area. For the verification of proposed circuit, the simulations were carried out with Dong-bu Hitek BCD $0.35{\mu}m$ technology.