• Journal of Power Electronics
• /
• 제18권4호
• /
• pp.1037-1050
• /
• 2018

This paper presents a novel reconfigurable selective harmonic elimination technique to control harmonics over a wide range of Modulation Indexes (MI) in Multi-Level Inverter (MLI). In the proposed method, the region of the MI is divided into various sectors and expressions are formulated with different switching patterns for each of the sectors. A memetic BBO-MAS (Biogeography Based Optimization - Mesh Adaptive direct Search) optimization algorithm is proposed for solving the Selective Harmonic Elimination - Pulse Width Modulation (SHE-PWM) technique. An experimental prototype is developed using a Field Programmable Gate Array (FPGA) and their FFT spectrums are analyzed over a wide range of MI using a fluke power logger. Simulation and experimental results have validated the performance of the proposed optimization algorithms and the reconfigurable SHE-PWM technique. Further, the sensitivity of the harmonics has been analyzed considering non-integer variations in the magnitude of the input DC sources.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제48권11호
• /
• pp.646-654
• /
• 1999

This paper deals with PWM patterns for harmonic reduction in inverter fed traction motors and the gear changing techniques for the variable speed drive of traction motor. GTOs are used as switching device of inverter because traction motor is a large load. To derive PWM rattern which can minimize the harmonics with the limited switching frequency, the output current and torque characteristic of SPWM and SHE PWM was analyzed. GTO inverter used for traction motor drive includes harmonics in the output current and torque by the limitation of switching frequency. However, the hybrid PWM method that adopt SPWM in the range of low frequency and SHE PWM in upper frequency range can achieve less harmonic characteristics in GTO inverters. If the traction motor is driven in variable speed by the proposed PWM pattern, 7 times of gear changing is needed. At the instant of the mode change, magnetic flux and torque may be altered and the large current flow. To reduce such an undesirable transient behavior, it is also presented the technique for the gear changing of inverter fed traction motor drive operated with the hybrid PWM. The results are verified by simulations and experiments.

• Journal of Power Electronics
• /
• 제17권4호
• /
• pp.933-941
• /
• 2017

In this paper an improved low frequency selective harmonic elimination-PWM (SHE-PWM) technique for Cascaded H-bridge (CHB) converters is proposed. The proposed method is able to eliminate low order harmonics from the output voltage of the converter for a wide range of modulation indices. To solve SHE-PWM equations, especially for low modulation indices, a modified method is used which employs either the positive or negative voltage polarities of H-bridge cells to increase the freedom degrees of each cell. Freedom degrees of the switching angles are also used to increase the range of available solutions for non-linear SHE equations. The proposed SHE methods can successfully eliminate up to $25^{th}$ harmonic from a 7-level output voltage by using just nine switching transitions or a 150 Hz switching frequency. To confirm the validity of the proposed method, simulation and experimental results have been presented.

• 전력전자학회논문지
• /
• 제4권6호
• /
• pp.523-530
• /
• 1999

본 논문은 전류형 GTO 컨버터의 SHE-PWN 실시간 제어기법을 제안한다. 제안된 방법은 변조지수에 따라서 실시간으로 GTO 스위치의 턴-온/오프 주기를 계산할 수 있도록 Loop-up Table을 선형화 하였다. 제안된 방법에 의해서 컨버터의 DC 출력전류를 빠르고 연속적으로 제어하면서 컨버터의 AC 입력전류 파형을 정현파로 유지하고 동시에 역률을 ‘1’로 제어할 수 있다. 본 논문에서 SHE-P주 선형화 기법과 고 역률 제어기법을 제안하고 이들 성능을 해석적으로 검토하였다. 시뮬레이션과 실험 결과로부터 제안된 기법의 타당성을 입증하였다.

• 대한전기학회논문지
• /
• 제39권7호
• /
• pp.668-679
• /
• 1990

The fully digitalized inveter has some difficulties in implementation because of the limitation of available memory capacity and computation time. This paper describes a new PWM(Pulse Width Modulation) Inverter technique which linearizes switching angle characteristics of SHEPWM(Selected Harmonic Eliminatin Pulse Width Modulation) Inverter. Also the detailed description of the scheme along with the realization is presented. The simulation and experimental results show that the proposed schemes have the advantates such as good voltage waveforms and memory-saving.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1989년도 추계학술대회 논문집 학회본부
• /
• pp.296-300
• /
• 1989

The paper proposes a method to eliminate harmonics of PWM inverter fed induction motor system using Walsh series. In other words, this paper presents technique of the selective harmonics elimination(SHE) by W-FT series in three phase PWM inverter output waveform. A microprocessor(8086 CPU) - controlled three phase induction motor system in order to verify this algorithm is present. It is designed for a three output voltage in the 1$\sim$60 Hz inverter with the 5th and 7th harmonics, 5th, 7th, 11th, and 13th, harmonics eliminated, and with the fundamental wave amplitude proportional to the output frequency. In the PWM inverter, dead time circuit is inserted in the switching si gnats to prevent the de link shortage. This paper is deals with quantative prediction of dead-time effect and its compensation in PWM inverters. The performance of the compensation circuits is confirmed by the experiment.

• Journal of Electrical Engineering and Technology
• /
• 제10권4호
• /
• pp.1682-1691
• /
• 2015

In this paper, a real time implementation of selective harmonic elimination pulse width modulation (SHEPWM) using Real Coded Genetic Algorithm (RGA), Particle Swarm Optimization technique (PSO) and a new technique known as Linearization Method (LM) for Single Phase Matrix Converter (SPMC) is designed and discussed. In the proposed technique, the switching frequency is fixed and the optimum switching angles are obtained using simple mathematical calculations. A MATLAB simulation was carried out, and FFT analysis of the simulated output voltage waveform confirms the effectiveness of the proposed method. An experimental setup was also developed, and the switching angles and firing pulses are generated using Field Programmable Gate Array (FPGA) processor. The proposed method proves that it is much applicable in the industrial applications by virtue of its suitability in real time applications.