• 제목/요약/키워드: SALICIDE

검색결과 44건 처리시간 0.027초

티타늄 살리사이드 공정을 이용한 트랜지스터의 특성 및 오실레이터 I.C에의 적용(I) (Characteristic of Transistor Using Ti-SALICIDE Process and Its Application to Oscillator I,C(I))

  • 이상흥;구경완;홍봉식
    • 전자공학회논문지A
    • /
    • 제28A권11호
    • /
    • pp.910-914
    • /
    • 1991
  • This paper describes the improvement of frequency characteristic of crystal oscillator I.C using Ti-Salicide. The characteristics of transistor(drive current) using Ti-Salicide process are better than Poly-Si process, because the mobility. To know frequency characteristic of oscillator I.C, the simulation is performed using inverter buffer chain of Fan-out 10 TTL. Its result shows at once the generation of normal clock pulse in input signal and the improvement of rising and falling time.

  • PDF

Ion Beam Mixing과 급속열처리 방법을 이용한 Ti-SALICIDE용 $TiSi_2$ 박막 개선에 관한 연구 (Study on the Improvement of $TiSi_2$ film for Ti-SALICIDE Process Using Ion Beam Mixing and Rapid Thermal Annealing)

  • 최병선;구경완;천희곤;조동율
    • 한국진공학회지
    • /
    • 제1권1호
    • /
    • pp.168-175
    • /
    • 1992
  • Ion beam mixing과 질소분위기에서 Rapid Thermal Annealing을 이용하여 형성된 TiSi2 박막의 표면과 계면의 물리적, 전기적 특성이 크게 개선되었으며, 기존 Ti-SALICIDE 의 신뢰도 측면에서 문제가 될 수 있는 Oxide Spacer 상에서의 Lateral Silicide 형성이 최 대한 억제된 수 있었다. 또한 Ti-SALICIDE 공정에서의 Ti/Si와 Ti/SiO2의 Interaction을 반응 조건별로 연구하였다.

  • PDF

$SiO_2$와 Co/Ti 이중층 구조의 상호반응 (Interaction of Co/Ti Bilayer with $SiO_2$ Substrate)

  • 권영재;이종무;배대록;강호규
    • 한국진공학회지
    • /
    • 제7권3호
    • /
    • pp.208-213
    • /
    • 1998
  • 최근 셀리사이드(salicide) 제조시 $COSiO_2$의 에피텍셜 성장을 돕기 위하여 Ti층을 삽 입한 Co/Ti/Si 이중층 구조의 실리사이드화가 관심을 끌고 있다. Co/Ti 이중층을 이용한 salicide 트랜지스터가 성공적으로 만들어지기 위해서는 gate 주위의 spacer oxide위에 증착 된 Co/Ti 이중층을 급속열처리할 때 Co/Ti와 $SiO_2$간의 계면에서의 상호반응에 대하여 조사 하였다. Co/Ti 이중층은 $600^{\circ}C$에서 열처리한 후 면저항이 급격하게 증가하기 시작하였는데, 이것은 Co층이 $SiO_2$와의 계면에너지를 줄이기 위하여 응집되기 때문이다. 이때 Co/Ti의 열 처리후 Ti에 의하여 $SiO_2$기판의 일부가 분해됨으로써 절연체의 Ti산화물이 형성되었으나, 이외의 도전성 반응부산물은 발견되지 않았다.

  • PDF

$TiSi_2$ SALICIDE CONTACT의 전기적 특성 (Electrical Characteristics of $TiSi_2$ Salicide Contact)

  • 이철진;양지운;이내인;성영권
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1991년도 하계학술대회 논문집
    • /
    • pp.178-182
    • /
    • 1991
  • Contact resistance and contact leakage current of the $Al/TiSi_2/Si$ system are investigated for $N^+\;and\;P^+$ junctions. Titanium disilicide is one of the most common silicides because of its thermal stability, ability, to form selective formation and low resistivity. In this paper, the effect of RTA temperature and Junction implant dose are characterized. The $TiSi_2$ contact resistance to $N^+$ silicon is lower than that of Al to $N^+$ silicon, but $TiSi_2$ of contact resistance to $P^+$ silicon is higher than that of Al to $P^+$ silicon. The $TiSi_2$ of contact leakage current to $N^+\;and\;P^+$ silicon is similar to that of Al contact.

  • PDF

Co-interlayer와 TiN capping을 적용한 니켈실리사이드의 0.1um CMOS 소자 특성 연구 (Characterization of Ni SALICIDE process with Co interlayer and TiN capping layer for 0.1um CMOS device)

  • 오순영;지희환;배미숙;윤장근;김용구;황빈봉;박영호;이희덕;왕진석
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2003년도 하계종합학술대회 논문집 II
    • /
    • pp.671-674
    • /
    • 2003
  • 본 논문에서는 Cobalt interlayer 와 Titanium Nitride(TiN) capping layer를 Ni SALICIDE의 단점인 열 안정성과 sheet resistance 와 series 저항을 감소시키는데 적용하여 0.lum 급 CMOS 소자의 특성을 연구하였다. 첫째로, Ni/Si 의 interface 에 Co interlayer 를 증착하여 Nickel Silicide의 단점인 열 안정성 평가인 700℃, 30min의 furnace annealing 후에 낮은 sheet resistance와 누설전류를 줄일 수 있었다. 두번째로, TiN caping layer를 적용하여 실리사이드 형성시 산소와의 반응을 막아 실리사이드의 표면특성을 향상시켜 누설전류의 특성을 개선하였다. 결과적으로 소자의 구동전류 향상, 누설전류 저하, 낮은 면저항으로 소자의 특성을 개선하였다.

  • PDF

코발트살리사이드를 위한 습식세정 공정 (Wet Cleaning Process for Cobalt Salicide)

  • 정성희;송오성
    • 한국표면공학회지
    • /
    • 제35권6호
    • /
    • pp.377-382
    • /
    • 2002
  • We investigated the appropriate wet cleaning process for Co-Ti-Si compounds formed on top of cobalt disilicide made from Co/Ti deposition and two rapid thermal annealing (RTA). We employed three wet cleaning processes, WP1 ($H_2$SO$_4$ etchant), WP2 ($NH_4$OH etchant), and WP3 which execute sequentially WP1 and WP2 after the first RTA. All samples were cleaned with BOE etchant after the second RTA. We characterized the sheet resistance with process steps by a four-point probe, the microstructure evolution by a cross detail sectional transmission electron microscope, a Auger depth profiler, and a X-ray diffractometer (XRD). We confirmed WP3 wet cleaning process were the most suitable to remove CoTiSi layer selectively.

다양한 박막층을 채용한 코발트실리사이드의 물성 (Characteristics of Cobalt Silicide by Various Film Structures)

  • 정성희;송오성
    • 한국재료학회지
    • /
    • 제13권5호
    • /
    • pp.279-284
    • /
    • 2003
  • The $CoSi_2$ process is widely employed in a salicide as well as an ohmic layer process. In this experiment, we investigated the characteristics of $CoSi_2$ films by combinations of I-type (TiN 100$\AA$/Co 150$\AA$), II-type(TiN 100$\AA$/Co 150$\AA$/Ti 50$\AA$), III-type(Ti 100$\AA$/Co 150$\AA$/Ti 50$\AA$), and IV-type(Ti 100$\AA$/Co 150$\AA$/Ti 100$\AA$). Sheet resistances of $CoSi_2$ show the lowest resistance with 2.9 $\Omega$/sq. in a TiN/Co condition and much higher resistances in conditions simultaneously applying Ti capping layers and Ti interlayers. Though we couldn't observe a $CoSi_2$roughness dependence on the film stacks from RMS values, Ti capping layers turned into 78∼94$\AA$ thick TiN layers of (200) preferred orientation at $N_2$ambient. In addition, Ti interlayers helped to form the epitaxial $CoSi_2$with (200) preferred orientation and ternary compounds of Co-Ti-Si. We propose that film structures of II-type and III-type may be appropriate in the salicide process and the ohmic layer process from the viewpoint of Co diffusion kinetics and the CoSi$_2$epitaxy.

10 nm 두께의 니켈 코발트 합금 박막으로부터 제조된 니켈코발트 복합실리사이드의 미세구조 분석 (Microstructure Characterization for Nano-thick Nickel Cobalt Composite Silicides from 10 nm-Ni0.5Co0.5 Alloy films)

  • 송오성;김상엽;김종률
    • 한국전기전자재료학회논문지
    • /
    • 제20권4호
    • /
    • pp.308-317
    • /
    • 2007
  • We fabricated thermally-evaporated 10 nm-Ni/(poly)Si and 10 nm-$Ni_{0.5}Co_{0.5}$/(Poly)Si structures to investigate the microstructure of nickel silicides at the elevated temperatures required lot annealing. Silicides underwent rapid annealing at the temperatures of $600{\sim}1100^{\circ}C$ for 40 seconds. Silicides suitable for the salicide process formed on top of both the single crystal silicon actives and the polycrystalline silicon gates. A four-point tester was used to investigate the sheet resistances. A transmission electron microscope and an Auger depth profilescope were employed for the determination of vortical microstructure and thickness. Nickel silicides with cobalt on single crystal silicon actives and polycrystalline silicon gates showed low resistance up to $1100^{\circ}C$ and $900^{\circ}C$, respectively, while the conventional nickle monosilicide showed low resistance below $700^{\circ}C$. Through TEM analysis, we confirmed that a uniform, $10{\sim}15 nm$-thick silicide layer formed on the single-crystal silicon substrate for the Co-alloyed case while a non-uniform, agglomerated layer was observed for the conventional nickel silicide. On the polycrystalline silicon substrate, we confirmed that the conventional nickel silicide showed a unique silicon-silicide mixing at the high silicidation temperature of $1000^{\circ}C$. Auger depth profile analysis also supports the presence of this mixed microstructure. Our result implies that our newly proposed NiCo-alloy composite silicide process may widen the thermal process window for the salicide process and be suitable for nano-thick silicides.