• Journal of the Korea Furniture Society
• /
• v.27 no.4
• /
• pp.325-334
• /
• 2016

This study explores developing a large round table with Bosang flower pattern for a contemporary meeting room made by a cabinet maker, Kim Byeung-soo, who has built the traditional Korean furniture in Korean Western Gyeongnam Province since after his elementary school. He uses the post finger joint from one of the middle level of his education process based on the traditional Korean technique, develops it into flower stem joint, and adds flower patterns' carving decoration called Bosang flower patterns. Hence, the table makes the table be strong, useful, and beautiful. Therefore, the modernized round table will be able to make the people access more easily and to make more demand on the traditional Korean furniture and the adopted furniture than ever.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2009.10a
• /
• pp.861-864
• /
• 2009

The authors have developed the display system which can be viewed from any direction. In this paper, we propose an omni-directional 3D display system for cooperative activity on a round table.

• Journal of the Korea Society of Computer and Information
• /
• v.22 no.5
• /
• pp.1-9
• /
• 2017

Recently, flash memory has been in a great demand from embedded system sectors for storage devices. However, program/erase (P/E) cycles per block are limited on flash memory. For the limited number of P/E cycles, many wear leveling techniques are studied. They prolonged the life time of flash memory using information tables. As one of the techniques, block erase table (BET) method using a bit array table was studied for embedded devices. However, it has a disadvantage in that performance of wear leveling is sharply low, when the consumption of memory is reduced. To solve this problem, we propose a novel wear leveling technique using Sampling-based Block Erase Table (SBET). SBET relates one bit of the bit array table to each block by using exclusive OR operation with round robin function. Accordingly, SBET enhances accuracy of cold block information and can prevent to decrease the performance of wear leveling. In our experiment, SBET prolongs life time of flash memory by up to 88%, compared with previous techniques which use a bit array table.

• Journal of Korea Fair Competition Federation
• /
• no.127
• /
• pp.20-28
• /
• 2006

지난 6월 6일부터 9일까지 프랑스 파리에서 열린 OECD 경쟁정책위원회에서는 단독기업의 행위인 시장지배적 사업자의 지위 남용에 대한 round table 회의가 열렸다. 라운드 테이블(round table) 회의는 6월 7일 8일 두 차례에 걸쳐 개최되었는데, 7일에는 시장지배력의 정의 및 입증에 대해서, 그리고 8일에는 시장지배력의 남용행위에 대한 제재수단에 대해서는 논의가 있었다. 공정거래위원회에서 시장지배적 지위 남용을 담당하고 있는 필자는 동 회의에 참석하여 우리의 경험을 애기하고 다른 나라의 경험을 들을 수 있는 유익한 기회를 가졌었다. 여기서는 당시에 논의되었던 내용들을 정리하고 정책적 시사점을 도출하여 보고자 한다.

• Journal of the Korean Society of Food Culture
• /
• v.6 no.1
• /
• pp.21-29
• /
• 1991

To analyze tableware in wedding ceremonies of royal prince(1744, 1819) of Chosun Dynasty, the author studied the historic book-Gare Dogam Euigwae, in which wedding feast dishes for King and prince in Chosun Dynasty were described. The results obtained from the study were as follows, 1. For wedding feast dishes for prince, black lacquered table was used, and for King's wedding feast red lacquered table was used. 2. In wedding ceremony red silk table cloth was used. 3. Tables arranged in wedding ceremony had high legs. 4. Tablewares used in wedding ceremony were footed dishes. 5. Wedding ceremony arrangement was made up of four kinds of main table, a small boiled beef table, a large boiled beef table, four small round tables, a dining table, a candle stick, a incense holder, a vase with vaseholder and a liquor bottle with a holder.

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.23 no.4
• /
• pp.173-179
• /
• 2013

Even though a rough diamond shape is irregular and rugged, it is easy to be processed to make gem, shaped facets (table, crown, pavilion and girdle) were precisely treated because they influence on the evaluation of diamond grading. Those specifications suitable for the standard round brilliant cut diamond polishing were investigated and in 95 % statistical confidence interval, standard deviation, mean and acceptable tolerance were examined. According to these variables (size, angle, depth, and thickness) distribution, the frequency analysis of ratings and proportions were compared with each other. The correlation between each variables and the evidence of influence represented in proportion were determined by the regression analysis applying LSM (Least Square Method). In this research, it was recognized that table sizes of the diamond jewels and pavilion depth (in %) influence the rating decision and in particular, the depth of pavilion acting as the main factor of proportions, also plays an important role in optical phenomena.

• Journal of the Korea Institute of Information Security & Cryptology
• /
• v.12 no.2
• /
• pp.53-64
• /
• 2002

This paper describes a design of cryptographic processor that implements the AES (Advanced Encryption Standard) block cipher algorithm, "Rijndael". An iterative looping architecture using a single round block is adopted to minimize the hardware required. To achieve high throughput rate, a sub-pipeline stage is added by dividing the round function into two blocks, resulting that the second half of current round function and the first half of next round function are being simultaneously operated. The round block is implemented using 32-bit data path, so each sub-pipeline stage is executed for four clock cycles. The S-box, which is the dominant element of the round block in terms of required hardware resources, is designed using arithmetic circuit computing multiplicative inverse in GF($2^8$) rather than look-up table method, so that encryption and decryption can share the S-boxes. The round keys are generated by on-the-fly key scheduler. The crypto-processor designed in Verilog-HDL and synthesized using 0.25-$\mu\textrm{m}$ CMOS cell library consists of about 23,000 gates. Simulation results show that the critical path delay is about 8-ns and it can operate up to 120-MHz clock Sequency at 2.5-V supply. The designed core was verified using Xilinx FPGA board and test system.

• Communications of the Korean Institute of Information Scientists and Engineers
• /
• v.27 no.2
• /
• pp.4-14
• /
• 2009

• Journal of the Korean Professional Engineers Association
• /
• v.41 no.6
• /
• pp.31-37
• /
• 2008

• Geotechnical Engineering
• /
• v.28 no.1
• /
• pp.8-26
• /
• 2011