• Title/Summary/Keyword: RVDT

Search Result 6, Processing Time 0.021 seconds

RVDT Phase Error Compensation for Absolute Displacement Measurement (절대 변위 측정용 RVDT의 위상 오차 보상)

  • Shin Dong-Yun;Yang Yoon-Gi;Lee Chang-Su
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.12 no.7
    • /
    • pp.658-665
    • /
    • 2006
  • RVDT is a transducer that presents rotary phase angle according to the displacement of eccentric rotor such as press machine. However a study on the phase error of RVDT that affects precision is not enough. This paper analyzes RVDT phase error and obtains compensation curves with serial or parallel resistance through simulation. First, error compensation procedure that analyses errors due to the unbalance of reference inductances of each pole and uses parallel resistance as a compensation is proposed. Second, error compensation procedure due to the amplitude unbalance of the sensor driving currents is examined by serial compensation resistance. Experimentally, we got stable RVDT with phase error under $1^{\circ}$ by the proposed method.

FPGA Implementation of RVDT Digital Signal Conditioner with Phase Auto-Correction based on DSP (RVDT용 DSP 기반 위상 자동보정 디지털 신호처리기 FPGA 구현)

  • Kim, Sung-mi;Seo, Yeon-ho;Jin, Yu-rin;Lee, Min-woong;Cho, Seong-ik;Lee, Jong-yeol
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.21 no.6
    • /
    • pp.1061-1068
    • /
    • 2017
  • A RVDT is a sensor that measures angular displacement and the output signal of RVDT is a DSBSC-AM signal. For this reason, a DSBSC-AM demodulation processor is required to determine the angular displacement from the output signal. In this paper, DADC(Digital Angle to DC) which extracts the angular displacement from the output signal of a RVDT is implemented based-on modified Costas Loop usually used in the demodulation of DSBSC-AM signal by using FPGA. DADC can used with both 4-wire and 5-wire RVDTs and can exactly compensate the phase difference between the input excitation and output signals of a RVDT unlike the conventional analog RVDT signal conditioners which require external components. Since digital signal processing technique that can enhance the linearity is exploited, DADC shows 0.035% linearity error, which is smaller than 0.005% that of a conventional analog signal conditioner. The DADC are tested in an integrated experimental environment which includes a commercial RVDT sensor, ADC and an analog output block.

Frequency Domain Error Compensation of RVDT Sensor using FFT (FFT를 이용한 주파수 영역의 RVDT 센서 오차 보상)

  • Lee, Chang-Su
    • Journal of IKEEE
    • /
    • v.16 no.3
    • /
    • pp.189-196
    • /
    • 2012
  • This paper proposes new phase error compensation method of RVDT encoder in the FFT domain. Phase errors are measured with a small combination of compensation resistors and the changes of first order coefficients of FFT for each resistor are obtained. It is found that the coefficient change is inversely proportional to the inserted resistor. The proposed method takes less time and the size of the table is smaller than previous time domain approaches. In addition, the location of the compensation resistor can be found through axis transformation of the coefficients. Finally, the peak-to-peak phase error was improved to 0.57 which is two times better than previous one.

Development of the Emulator on Propulsion System (추진시스템 신호모사장비 개발)

  • Chung, Soon-Bae;Kim, Jung-Hoi;Park, Kon-Kuk;Kim, Young-Sam
    • Proceedings of the Korean Society of Propulsion Engineers Conference
    • /
    • 2008.11a
    • /
    • pp.431-432
    • /
    • 2008
  • In order to develop and inspect the electronic controller of propulsion system, It must emulate the electronic signal similar to actual signal. The applied signals on propulsion system are engine speed, turbine speed, various kinds of temperatue signal, pressure signal, LVDT/RVDT position signal and so forth. Contents are the development of emulator that simulate the electronic signals similar to actual signals.

  • PDF

FPGA Implementation of Resolver-based Absolute Position Sensor Driver (레졸버 기반의 절대위치 검출 센서 드라이버의 FPGA 구현)

  • Jeon, Ji-Hye;Shin, Dong-Yun;Yang, Yoon-Gi;Hwang, Jin-Kwon;Lee, Chang-Su
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.13 no.10
    • /
    • pp.970-977
    • /
    • 2007
  • Absolute position detector which is one of the major equipment in the field of factory automation, not only perceives the absolute position of the rotary machine but also outputs switch data according to the given angle. Absolute position detector is composed of sensor module and its controller. In this paper, a sensor driver is implemented using FPGA with VHDL. This chip has a less form factor than conventional circuit. A test shows reliable precision within THD(total harmonic distortion) of 0.2% which can be applicable commercially. Also, FPGA-based phase error compensation methods were newly discussed. In the future, more research will be conducted to enhance the precision by the introduction of 3-phase transformer.

An Improved Phase Error Compensation for an Absolute Position Detector using Table Method (테이블 방법을 이용한 절대위치 검출기에 대한 개선된 위상 오차 보상)

  • Ahn, Ki-Ho;Kim, See-Hyun;Yang, Yoon-Gi;Lee, Chang-Su
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.16 no.10
    • /
    • pp.975-981
    • /
    • 2010
  • Existing error compensation method of industrial electronic absolute displacement detector only depends on skilled engineers. This paper proposes a new table method in order to automatize error compensation. An waveform changes according to the parallel resistance for each pole were tabularized and four waveforms were superimposed to minimize total phase error. These process was verified using simulink. As a result of applying proposed method to the real sensor, peak to peak error was reduced from $3.428^{\circ}$ to $0.879^{\circ}$. In this case, compensation resistance is $4.7k\Omega$ in B pole and $20k\Omega$ in C pole. This compensation rate is comparable to skilled engineers, and it takes 0.8 second which is far shorter than 15 minutes when expert does.