• 제목/요약/키워드: RF thermal plasma

검색결과 88건 처리시간 0.024초

산소 결핍이 고유전 BST 박막에 미치는 영향 (Effects of Oxygen Vacancies on the Electrical Properties of High-Dielectric (Ba,Sr)TiO$_3$Thin Films)

  • 김일중;이희철
    • 전자공학회논문지D
    • /
    • 제36D권4호
    • /
    • pp.63-69
    • /
    • 1999
  • 본 연구에서는 급속 열처리 온도와 분위기를 변화 시키면서 Pt/BST/Pt 커패시터의 전기적 특성 변화를 알아보고, 특성 개선에 대한 체계적인 원인을 분석하였다. 급속 열처리의 온도와 분위기에 따른 Pt/BST/Pt 커패시터의 전기적 특성 변화는 BST 박막 내의 산소 결핍과 관련이 있는 것으로 보인다. 이러한 사실을 확인하기 위하여 450℃, 20mttorr에서 산소와 산소 플라즈마 분위기에서 각각 열처리를 수행한 후 전기적 특성을 비교하였다. 산소 플라즈마에서 열처리를 수행한 BST 커패시터의 누설전류 전류밀도가 단순히 산소 분위기에서 열처리 한 시편과 비교하여 훨씬 낮았다. 또한, 산소 분위기에서 열처리를 수행한 BST 커패시터의 유전율이 약14%정도 감소한 반면, 산소 플라즈마에서 열처리를 수행한 유전율은 거의 감소가 없었다. 위의 결과는 반응성이 강한 산소 원자를 많이 포함하고 있는 산소 플라즈마가 산소 결핍을 보상하는데 있어서 매우 효과적임을 시사하고 있다. 결과적으로, BST박막 내의 산소 결핍이 BST커패시터의 누설전류 밀도와 유전율에 큰 영향을 미치고 있음을 추정할 수 있다. 그리고, 산소 플라즈마에서 열처리를 수행함으로써 유전율의 감소 없이 누설전류 밀도가 크게 개선된 BST커패시터를 얻을 수 있었다.

  • PDF

열산화법 및 PECVD 법에 의한 T$a_2O_5$ 유전 박막 (T$a_2O_5$Dielectric Thin Films by Thermal Oxidation and PECVD)

  • 문환성;이재석;한성욱;박상균;양승기;이재학;박형호;박종완
    • 한국재료학회지
    • /
    • 제2권5호
    • /
    • pp.353-359
    • /
    • 1992
  • 열산화법과 PECVD법으로 p-type (100) Si 기판위에 T$a_2O_5$ 박막을 형성시킨 후 A1/T$a_2O_5$/p-Si capacitor를 제작하였다. 제작된 시편의 제반 물성은 XRD, AES, high frequency C-V analyzer, I-V meter, TEM 등을 사용하여 분석하였다. XRD 분석을 통해 T$a_2O_5$ 박막은 비정질임이 확인되었으며 65$0^{\circ}C$ 열처리의 경우에는 hexagonal $\delta$-T$a_2O_5$ 상으로 결정화가 일어남을 확인할 수 있었다. AES spectrum의 분석을 통해 T$a_2O_5$ 박막의 조성이 2:5의 stoichiometry에 근접해 있음이 관찰되었다. 열산화법에 의해 제작된 T$a_2O_5$는 산화온도 60$0^{\circ}C$의 조건에서 누설전류 5${ imes}10^{-6}$A/c$m^2와 유전상수 31.5로 가장 좋은 성질을 나타냈으며, PECVD로 제작한 T$a_2O_5$는 RF Power가 0.47W/c$m^2일 때 2.5${ imes}10^{-5}$A c$m^2and 24.0으로 가장 좋은 특성을 나타내었다. TEM 분석을 통해 제조된 박막과 계면을 관찰하였다.

  • PDF

역 알루미늄 유도 결정화 공정을 이용한 실리콘 태양전지 다결정 시드층 생성 (Fabrication of Poly Seed Layer for Silicon Based Photovoltaics by Inversed Aluminum-Induced Crystallization)

  • 최승호;박찬수;김신호;김양도
    • 한국재료학회지
    • /
    • 제22권4호
    • /
    • pp.190-194
    • /
    • 2012
  • The formation of high-quality polycrystalline silicon (poly-Si) on relatively low cost substrate has been an important issue in the development of thin film solar cells. Poly-Si seed layers were fabricated by an inverse aluminum-induced crystallization (I-AIC) process and the properties of the resulting layer were characterized. The I-AIC process has an advantage of being able to continue the epitaxial growth without an Al layer removing process. An amorphous Si precursor layer was deposited on Corning glass substrates by RF magnetron sputtering system with Ar plasma. Then, Al thin film was deposited by thermal evaporation. An $SiO_2$ diffusion barrier layer was formed between Si and Al layers to control the surface orientation of seed layer. The crystallinity of the poly-Si seed layer was analyzed by Raman spectroscopy and x-ray diffraction (XRD). The grain size and orientation of the poly-Si seed layer were determined by electron back scattering diffraction (EBSD) method. The prepared poly-Si seed layer showed high volume fraction of crystalline Si and <100> orientation. The diffusion barrier layer and processing temperature significantly affected the grain size and orientation of the poly Si seed layer. The shorter oxidation time and lower processing temperature led to a better orientation of the poly-Si seed layer. This study presents the formation mechanism of a poly seed layer by inverse aluminum-induced crystallization.

레이저 가공에 의한 비정질 실리콘 박막 태양전지 모듈 제조 (Laser patterning process for a-Si:H single junction module fabrication)

  • 이해석;어영주;이헌민;이돈희
    • 한국신재생에너지학회:학술대회논문집
    • /
    • 한국신재생에너지학회 2007년도 추계학술대회 논문집
    • /
    • pp.281-284
    • /
    • 2007
  • Recently, we have developed p-i-n a-Si:H single junction thin film solar cells with RF (13.56MHz) plasma enhanced chemical vapor deposition (PECVD) system, and also successfully fabricated the mini modules ($>300cm^2$), using the laser patterning technique to form an integrated series connection. The efficiency of a mini module was 7.4% ($Area=305cm^2$, Isc=0.25A, Voc=14.74V, FF=62%). To fabricate large area modules, it is important to optimise the integrated series connection, without damaging the cell. We have newly installed the laser patterning equipment that consists of two different lasers, $SHG-YVO_4$ (${\lambda}=0.532{\mu}m$) and YAG (${\lambda}=1.064{\mu}m$). The mini-modules are formed through several scribed lines such as pattern-l (front TCO), pattern-2 (PV layers) and pattern-3 (BR/back contact). However, in the case of pattern-3, a high-energy part of laser shot damaged the textured surface of the front TCO, so that the resistance between the each cells decreases due to an incomplete isolation. In this study, the re-deposition of SnOx from the front TCO, Zn (BR layer) and Al (back contact) on the sidewalls of pattern-3 scribed lines was observed. Moreover, re-crystallization of a-Si:H layers due to thermal damage by laser patterning was evaluated. These cause an increase of a leakage current, result in a low efficiency of module. To optimize a-Si:H single junction thin film modules, a laser beam profile was changed, and its effect on isolation of scribed lines is discussed in this paper.

  • PDF

Microfabrication of Submicron-size Hole on the Silicon Substrate using ICP etching

  • Lee, J.W.;Kim, J.W.;Jung, M.Y.;Kim, D.W.;Park, S.S.
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 1999년도 제17회 학술발표회 논문개요집
    • /
    • pp.79-79
    • /
    • 1999
  • The varous techniques for fabrication of si or metal tip as a field emission electron source have been reported due to great potential capabilities of flat panel display application. In this report, 240nm thermal oxide was initially grown at the p-type (100) (5-25 ohm-cm) 4 inch Si wafer and 310nm Si3N4 thin layer was deposited using low pressure chemical vapor deposition technique(LPCVD). The 2 micron size dot array was photolithographically patterned. The KOH anisotropic etching of the silicon substrate was utilized to provide V-groove formation. After formation of the V-groove shape, dry oxidation at 100$0^{\circ}C$ for 600 minutes was followed. In this procedure, the orientation dependent oxide growth was performed to have a etch-mask for dry etching. The thicknesses of the grown oxides on the (111) surface and on the (100) etch stop surface were found to be ~330nm and ~90nm, respectively. The reactive ion etching by 100 watt, 9 mtorr, 40 sccm Cl2 feed gas using inductively coupled plasma (ICP) system was performed in order to etch ~90nm SiO layer on the bottom of the etch stop and to etch the Si layer on the bottom. The 300 watt RF power was connected to the substrate in order to supply ~(-500)eV. The negative ion energy would enhance the directional anisotropic etching of the Cl2 RIE. After etching, remaining thickness of the oxide on the (111) was measured to be ~130nm by scanning electron microscopy.

  • PDF

Hydrogen shallow donors in ZnO and $SnO_2$ thin films prepared by sputtering methods

  • 김동호;김현범;김혜리;이건환;송풍근
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2010년도 제39회 하계학술대회 초록집
    • /
    • pp.145-145
    • /
    • 2010
  • In this paper, we report that the effects of hydrogen doping on the electrical and optical properties of typical transparent conducting oxide films such as ZnO and $SnO_2$ prepared by magnetron sputtering. Recently, density functional theory (DFT) calculations have shown strong evidence that hydrogen acts as a source of n-type conductivity in ZnO. In this work, the beneficial effect of hydrogen incorporation on Ga-doped ZnO thin films was demonstrated. It was found that hydrogen doping results a noticeable improvement of the conductivity mainly due to the increases in carrier concentration. Extent of the improvement was found to be quite dependent on the deposition temperature. A low resistivity of $4.0{\times}10^{-4}\;{\Omega}{\cdot}cm$ was obtained for the film grown at $160^{\circ}C$ with $H_2$ 10% in sputtering gas. However, the beneficial effect of hydrogen doping was not observed for the films deposited at $270^{\circ}C$. Variations of the electrical transport properties upon vacuum annealing showed that the difference is attributed to the thermal stability of interstitial hydrogen atoms in the films. Theoretical calculations also suggested that hydrogen forms a shallow-donor state in $SnO_2$, even though no experimental determination has yet been performed. We prepared undoped $SnO_2$ thin films by RF magnetron sputtering under various hydrogen contents in sputtering ambient and then exposed them to H-plasma. Our results clearly showed that the hydrogen incorporation in $SnO_2$ leads to the increase in carrier concentration. Our experimental observation supports the fact that hydrogen acting as a shallow donor seems to be a general feature of the TCOs.

  • PDF

UV 처리에 의한 T-OLED용 산화전극에 적합한 Ag 박막연구: Nano-Mechanics 특성 분석을 중심으로 (The Study of Ag Thin Film of Suitable Anode for T-OLED: Focused on Nanotribology Methode)

  • 이규영;김수인;김주영;권구은;강용욱;손지원;전진웅;김민철;이창우
    • 한국진공학회지
    • /
    • 제21권6호
    • /
    • pp.328-332
    • /
    • 2012
  • Ag (silver)의 일함수는 T-OLED (Top Emission Organic Light Emitting Diode)의 전극소자로 사용하기에는 다소 낮다는 단점이 있다(~4.3 eV). 이러한 단점을 해결하기 위한 대안으로 Ag 박막의 표면을 플라즈마, UV, 열처리를 통하여 일함수를 높이는 연구가 진행되어 왔다(~5.0 eV). 하지만 현재의 대부분 연구는 후 처리된 박막의 일함수에 초점을 맞춰 연구가 진행되어, 박막의 mechanical property에 대한 연구는 매우 부족하며 이는 T-OLED의 효율과 수명 등의 연구에 매우 중요하다. 본 논문에서는 Ag와 $AgO_x$ 박막의 mechanical property에 초점을 맞춰 분석을 실시하였다. Ag는 유리기판 위에 rf-magnetron sputter를 이용하여 100 W의 power에서 150 nm 두께로 증착되었다. 증착된 박막은 UV 램프를 이용하여 다양한 시간동안 UV 처리되었다(0~9분). 본 논문에서는 처리된 박막의 면저항을 측정하고 nano indenter, Scanning Probe Microscopy의 Atomic Force Microscopy mode를 이용하여 mechanical property를 분석하였다. 실험 결과 UV 처리 시간이 3분을 넘어가는 시편과 3분 이내의 시편은 면저항값 및 경도 값에 큰 차이가 있었다. 이러한 결과는 Ag 박막의 후처리에 따른 Ag 물질의 산화 및 결합상태에 따라 박막 내에 존재하는 stress의 영향으로 예상되어진다.

Process Optimization of PECVD SiO2 Thin Film Using SiH4/O2 Gas Mixture

  • Ha, Tae-Min;Son, Seung-Nam;Lee, Jun-Yong;Hong, Sang-Jeen
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2012년도 제42회 동계 정기 학술대회 초록집
    • /
    • pp.434-435
    • /
    • 2012
  • Plasma enhanced chemical vapor deposition (PECVD) silicon dioxide thin films have many applications in semiconductor manufacturing such as inter-level dielectric and gate dielectric metal oxide semiconductor field effect transistors (MOSFETs). Fundamental chemical reaction for the formation of SiO2 includes SiH4 and O2, but mixture of SiH4 and N2O is preferable because of lower hydrogen concentration in the deposited film [1]. It is also known that binding energy of N-N is higher than that of N-O, so the particle generation by molecular reaction can be reduced by reducing reactive nitrogen during the deposition process. However, nitrous oxide (N2O) gives rise to nitric oxide (NO) on reaction with oxygen atoms, which in turn reacts with ozone. NO became a greenhouse gas which is naturally occurred regulating of stratospheric ozone. In fact, it takes global warming effect about 300 times higher than carbon dioxide (CO2). Industries regard that N2O is inevitable for their device fabrication; however, it is worthwhile to develop a marginable nitrous oxide free process for university lab classes considering educational and environmental purpose. In this paper, we developed environmental friendly and material cost efficient SiO2 deposition process by substituting N2O with O2 targeting university hands-on laboratory course. Experiment was performed by two level statistical design of experiment (DOE) with three process parameters including RF power, susceptor temperature, and oxygen gas flow. Responses of interests to optimize the process were deposition rate, film uniformity, surface roughness, and electrical dielectric property. We observed some power like particle formation on wafer in some experiment, and we postulate that the thermal and electrical energy to dissociate gas molecule was relatively lower than other runs. However, we were able to find a marginable process region with less than 3% uniformity requirement in our process optimization goal. Surface roughness measured by atomic force microscopy (AFM) presented some evidence of the agglomeration of silane related particles, and the result was still satisfactory for the purpose of this research. This newly developed SiO2 deposition process is currently under verification with repeated experimental run on 4 inches wafer, and it will be adopted to Semiconductor Material and Process course offered in the Department of Electronic Engineering at Myongji University from spring semester in 2012.

  • PDF