• Title/Summary/Keyword: RAM-based

Search Result 776, Processing Time 0.025 seconds

A LPG Dispensing Control System based on a 16-bit Microprocessor (16-bit 마이크로프로세서로 구현한 LPG 충전 제어 시스템)

  • 이상훈;홍남관
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.3 no.2
    • /
    • pp.83-88
    • /
    • 2002
  • In this paper, a POS interfacing and temperature compensable LPG dispensing control system(LDCS) has been developed. A LDCS includes a 16-bit 80C196 microprocessor, RAM, ROM, video driver, and programmable peripheral devices. Based on gas flow encoding pulse, temperature-voltage conversion values and apparatus calibration values, the LDCS controls the LPG dispensing quantity with switching on or off the solenoid valves. The temperature compensation is performed with a 10-bit A/D conversion and its range is from +7$0^{\circ}C$ to -3$0^{\circ}C$ with a 0.5$^{\circ}C$ resolution.

  • PDF

Effects of Calcium on Textural and Sensory Properties of Ramyon (칼슘의 첨가에 따른 라면의 조직감과 관능적 특성)

  • 정재홍
    • The Korean Journal of Food And Nutrition
    • /
    • v.12 no.3
    • /
    • pp.252-257
    • /
    • 1999
  • In an attempt to evaluate the effects of calcium on paste or gelatinization properties by amylograph and mixing properties by farinograph of wheat flour and on viscosity property cooking quality textural and sensory properties of Ramyon were examined. The contents of calcium used were from 1.0% to 3.0% based on flour weight. The viscosity property of wheat flour with calcium was increased the initial past-ing temperature but the amylograph peak viscosity were decreased in vice versa. The farinograph absorp-tion stability and breakdown were increased by calcium. The shear extrusion force and hardness of Ram-yon manufactured with calcium were shown much higher value than those of control. At cooking quality examination of Ramyon manufactured with calcium weight of cooked Ramyon was increased by volume was decreased. Extraction amounts of Ramyon manufactured with calcium during cooking were much smaller than those of control. These changes will provided many advantages in the preparation of Ram-yon. The I2 reaction value of Ramyon manufactured with calcium and control were shown to almost same values. Sensory properties of cooked Ramyon which was manufactured with calcium showed quite acceptable. Based on the cooking and sensory evaluation test addition of 0.3% calcim to wheat flour may be suitable for processing Ramyon.

  • PDF

Impedance Characterization of Tantalum Oxide Deposited through Pulsed-Laser Deposition

  • Kwon, Kyeong-Woo;Jung, Jin-Kwan;Park, Chan-Rok;Kim, Jin-Sang;Baek, Seung-Hyub;Hwang, Jin-Ha
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2013.08a
    • /
    • pp.207.1-207.1
    • /
    • 2013
  • Tantalum oxide has been extensively investigated as one of the promising Resistive switching materials applicable to Resistive Dynamic Access Memories. Impedance spectroscopy offers simultaneous measurements of electrical and dielectric information, separation of electrical origins among bulk, grain boundaries, and interfaces, and the monitoring of electrical components. Such benefits have been combined with the resistive states of resistive switching devices which can be described in terms of equivalent circuits involving resistors, capacitors, and inductors, The current work employed pulsed laser deposition in order to prepare the oxygen-deficient tantalum oxide. The fabricated devices were controlled between highresistance and low-resistance states in controlled current compliance modes. The corresponding electrical phenomena were monitored both in the dc-based current-voltage characteristics and in the ac-based impedance spectroscopy. The origins of the electrical switching are discussed towards optimized ReRAM devices in terms of interfacial effects.

  • PDF

A Study of NMEA 2000 Protocol Application for Ship Electrical Power Converter Monitoring System (NMEA 2000 프로토콜을 적용한 선박 전력 컨버터 모니터링 시스템에 관한 연구)

  • Hong, Ji-Tae;Park, Dong-Hyun;Yu, Yung-Ho
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.35 no.2
    • /
    • pp.288-294
    • /
    • 2011
  • In this paper, the FPGA-based SoC board (Xilinx Virtex-4 ML401 EVM) is adopted to control electrical power inverter system. For marine application, its performance is shown on PC-based system for monitoring electrical characteristics of a power inverter using by the NMEA 2000 protocol. This power inverter system is achieved in Real-Time monitoring and control by dual micro-processor operation on embedded FPGA-based SoC board. One micro processor is for control (Control processor) electrical power inverter using by PWM signal. And the other microprocessor (Communication processor) is for communication with PC-based monitoring system. The two-processor is communicating each other using by dual-port ram (DPRAM). PC-based system user can control and monitor information of the electrical power inverter via NMEA 2000 based communication processor. Control and monitoring information includes the inverter status and configuration. SoC board converts this information to Parameter Group Numbers (PGNs) in the NMEA 2000 protocol. This system can be applied to marine power electronics for distributed power generation, transmission or regulation systems on the ship.

Design of Data Retention Test Circuit for Large Capacity DRAMs (대용량 Dynamic RAM의 Data Retention 테스트 회로 설계)

  • 설병수;김대환;유영갑
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.30A no.9
    • /
    • pp.59-70
    • /
    • 1993
  • An efficient test method based on march test is presented to cover line leakage failures associated with bit and word lines or mega bit DRAM chips. A modified column march (Y-march) pattern is derived to improve fault coverage against the data retention failure. Time delay concept is introduced to develop a new column march test algorithm detecting various data retention failures. A built-in test circuit based on the column march pattern is designed and verified using logic simulation, confirming correct test operations.

  • PDF

A Comparative Study of PRAM-based Join Algorithms (PRAM 기반의 조인 알고리즘 성능 비교 연구)

  • Choi, Yongsung;On, Byung-Won;Choi, Gyu Sang;Lee, Ingyu
    • Journal of KIISE
    • /
    • v.42 no.3
    • /
    • pp.379-389
    • /
    • 2015
  • With the advent of non-volatile memories such as Phase Change Memory (PCM or PRAM) and Magneto Resistive RAM (MRAM), active studies have been carried out on how to replace Dynamic Random-Access Memory (DRAM) with PRAM. In this paper, we study both endurance and performance issues of existing join algorithms that are based on PRAM-based computer systems and have been widely used until now: Block Nested Loop Join, Sort-Merge Join, Grace Hash Join, and Hybrid Hash Join. Our experimental results show that the existing join algorithms need to be redesigned to improve both the endurance and performance of PRAMs. To the best of our knowledge, this is the first research to scientifically study the results of the four join algorithms running on PRAM-based systems. In this work, our main contribution is the modeling and implementation of a PRAM-based simulator for a comparative study of the existing join algorithms.

FPGA-Based Acceleration of Range Doppler Algorithm for Real-Time Synthetic Aperture Radar Imaging (실시간 SAR 영상 생성을 위한 Range Doppler 알고리즘의 FPGA 기반 가속화)

  • Jeong, Dongmin;Lee, Wookyung;Jung, Yunho
    • Journal of IKEEE
    • /
    • v.25 no.4
    • /
    • pp.634-643
    • /
    • 2021
  • In this paper, an FPGA-based acceleration scheme of range Doppler algorithm (RDA) is proposed for the real time synthetic aperture radar (SAR) imaging. Hardware architectures of matched filter based on systolic array architecture and a high speed sinc interpolator to compensate range cell migration (RCM) are presented. In addition, the proposed hardware was implemented and accelerated on Xilinx Alveo FPGA. Experimental results for 4096×4096-size SAR imaging showed that FPGA-based implementation achieves 2 times acceleration compared to GPU-based design. It was also confirmed the proposed design can be implemented with 60,247 CLB LUTs, 103,728 CLB registers, 20 block RAM tiles and 592 DPSs at the operating frequency of 312 MHz.

Parallel Multithreaded Processing for Data Set Summarization on Multicore CPUs

  • Ordonez, Carlos;Navas, Mario;Garcia-Alvarado, Carlos
    • Journal of Computing Science and Engineering
    • /
    • v.5 no.2
    • /
    • pp.111-120
    • /
    • 2011
  • Data mining algorithms should exploit new hardware technologies to accelerate computations. Such goal is difficult to achieve in database management system (DBMS) due to its complex internal subsystems and because data mining numeric computations of large data sets are difficult to optimize. This paper explores taking advantage of existing multithreaded capabilities of multicore CPUs as well as caching in RAM memory to efficiently compute summaries of a large data set, a fundamental data mining problem. We introduce parallel algorithms working on multiple threads, which overcome the row aggregation processing bottleneck of accessing secondary storage, while maintaining linear time complexity with respect to data set size. Our proposal is based on a combination of table scans and parallel multithreaded processing among multiple cores in the CPU. We introduce several database-style and hardware-level optimizations: caching row blocks of the input table, managing available RAM memory, interleaving I/O and CPU processing, as well as tuning the number of working threads. We experimentally benchmark our algorithms with large data sets on a DBMS running on a computer with a multicore CPU. We show that our algorithms outperform existing DBMS mechanisms in computing aggregations of multidimensional data summaries, especially as dimensionality grows. Furthermore, we show that local memory allocation (RAM block size) does not have a significant impact when the thread management algorithm distributes the workload among a fixed number of threads. Our proposal is unique in the sense that we do not modify or require access to the DBMS source code, but instead, we extend the DBMS with analytic functionality by developing User-Defined Functions.

Numerical Study of Normal Start and Unstart Processes In a Superdetonative Speed Ram Accelerator (초폭굉속도 램가속기의 정상발진과 불발과정에 대한 수치해석)

  • Moon, Guee-Won;Jeung, In-Seuck;Choi, Jeong-Yeol;Seiler, Friedrich;Patz, Gunther;Smeets, Gunter;Srulijes, Julio
    • 한국연소학회:학술대회논문집
    • /
    • 2002.06a
    • /
    • pp.123-132
    • /
    • 2002
  • A numerical study was conducted to investigate the combustion phenomena of normal start and unstart processes based on ISL's RAMAC 30 experiments with different diluent amounts and fill pressures in a ram accelerator. The initial projectile launching speed was 1.8 km/s which corresponded to the superdetonative speed of the stoichiometric $H_2/O_2$ mixture diluted with 5 $CO_2$ or 4 $CO_2$. Experiments with same condition except for projectile surface material demonstrated that ignition was successful with an aluminum projectile, but no combustion was observed in case of a steel projectile. In this study, it was found that neither shock nor viscous heating was sufficient to ignite the mixture at a low speed of 1.8 km/s, as was found in the experiments using a steel projectile. However, we could succeed in igniting the mixtures by imposing a minimal amount of additional heat to the combustor section and simulate the normal start and unstart processes found in the experiments with an aluminum projectile. For the numerical simulation of supersonic combustion, multi-species Navier-Stokes equations coupled with a Baldwin-Lomax turbulence model and detailed chemistry reaction equations of $H_2/O_2/CO_2$ suitable for high-pressure gaseous combustion were considered. The governing equations were discretized by a high order accurate upwind scheme and solved in a fully coupled manner with a fully implicit, time accurate integration method. The numerical results matched almost exactly to the experimental results. As a result, it was found that the normal start and unstart processes depended on the strength of gas mixture, development of shock-induced combustion wave stabilized by the first separation bubble, and its size and location.

  • PDF

Analysis of the Aluminum Extrusion Process Equipped with the Continuous Heat Treatment System

  • Lee, Bong-Sang;Cho, Young-Hee;Lee, Jeong-Min;Lim, Hak-Jin;Koo, Jar-Myung;Yoon, Bo-Hee;Lee, Tae-Hyuk;Lee, Jong-Hyeon
    • Korean Journal of Materials Research
    • /
    • v.21 no.1
    • /
    • pp.39-45
    • /
    • 2011
  • In this study, the heat flow of the plant scale aluminum extrusion process was investigated to establish optimum continuous heat treatment conditions. During the extrusion of 6061 aluminum alloy, processing parameters such as the extrusion pressure, speed and temperature histories of billets were logged as a function of time. The surface temperature of the billets increased at constant ram speed, while it decreased with decreases of the ram speed. In order to maintain the billet temperature within a solutionizing temperature range prior to the succeeding water quenching step, the ram speed or the temperature of the blower should be controlled. The temperature histories of the billets during the extrusion and hot air blowing processes were successfully simulated by using the velocity boundary model in ANSYS CFX. The methodology to design an optimum process by using a commercial simulation program is described in this study on the basis of the metallurgical validation results of the microstructural observation of the extrudates. The developed model allowed the advantages of taking into account the motion of the extrudate coupled with the temperature change based on empirical data. Calculations were made for the extrudate passing through the isothermal chamber maintained at appropriate temperature. It was confirmed that the continuous heat treatment system is beneficial to the productivity enhancement of the commercial aluminum extrusion industry.