• Title/Summary/Keyword: Proposed resonant C-dump converter

Search Result 3, Processing Time 0.016 seconds

Characteristic Analysis of C-dump Converter Topology for SRM of Electric Multiple Unit Door Driving (전동차 출입문 구동을 위한 SRM용 C-dump 컨버터 Topology 특성 비교)

  • Yoon, Yong-Ho
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.65 no.9
    • /
    • pp.1597-1604
    • /
    • 2016
  • The speed at which the SRM (Switched Reluctance Motor) makes a transition from chopping control to single pulse operation. (i.e., low speed to high speed operation). It is unsatisfied with performance at all operational regimes. In this paper, the operational performance of SRM can be improved by using current hysteresis control method. This method maintains a generally flat current waveform. At the high speed, the current chopping capability is lost due to the development of the back-EMF. Therefore SRM operates in single pulse mode. By using zero-current switching and zero-voltage switching technique, the stress of power switches can be reduce in chopping mode. When the commutation from one phase winding to another phase winding, the current can be zero as fast as possible in this period because several times negative voltage of DC-source voltage produce in phase winding. This paper is compared to performance based on energy efficient C-dump converter topology and the proposed resonant C-dump converter topology. Simulation and experimental results are presented to verify the effectiveness of the proposed circuit.

A Hysteresis Current Controlled Resonant C-Dump Converter for Switched Reluctance Motor (스위치드 릴럭턴스 전동기 구동을 위한 히스테리시스 전류 제어형 공진형 C-Dump 컨버터)

  • Yoon, Yong-Ho;Kim, Jae-Moon
    • The Transactions of the Korean Institute of Electrical Engineers P
    • /
    • v.57 no.2
    • /
    • pp.72-78
    • /
    • 2008
  • The speed variation of SRM is fulfilled throughout a transition from chopping control to single pulse operation. (i,e., low speed to high speed operation). It is unsatisfied with performance at all operational regimes. In this paper, the operational performance of SRM can be improved by using current hysteresis control method. This method maintains a generally flat current waveform. At the high speed, the current chopping capability is lost due to the development of the back-EMF. Therefore SRM operates in single pulse mode. By using zero-current switching and zero-voltage switching technique, the stress of power switches can be reduce in chopping mode. When the commutation from one phase winding to another phase winding, the current can be zero as fast as possible in this period because several times negative voltage of DC-source voltage produce in phase winding. This paper is compared to performance based on conventional C-dump converter topology and the proposed resonant C-dump converter topology. Simulation and experimental results are presented to verify the effectiveness of the proposed circuit.

High performance operation of SRM by Resonant C-dump Converter (공진형 C-dump컨버터에 의한 SRM의 고성능 운전)

  • Jeong Kyun-Ha;Yoon Yong-Ho;Kim Se-Joo;Won Chung-Yuen;Kim Young-real
    • Proceedings of the KIPE Conference
    • /
    • 2004.07a
    • /
    • pp.28-32
    • /
    • 2004
  • In this paper, the operational performance of SRM can be improved by using current hysteresis control method. This method maintains a generally flat current waveform. At the high speed, the current chopping capability is lost due to the development of the back-EMF. Therefore SRM operates in single pulse mode. By using zero-current switching and zero-voltage switching technique, the stress of power switches can be reduce in chopping mode. When the commutation from one phase winding to another phase winding, the current can be zero as fast as possible in this period because several times negative voltage of DC-source voltage produce in phase winding. This paper is compared to performance based on conventional C-dump converter topology and the proposed resonant C-dump converter topology Simulation and experimental results are presented to verify the effectiveness of the proposed circuit.

  • PDF