• Title/Summary/Keyword: Processor Board

검색결과 323건 처리시간 0.028초

DPRAM과 흐름 제어를 이용한 프로토콜 변환 장치의 구현 (An Implementation of Protocol Converter using DPRAM and Flow Control)

  • 이강복;김용태;이형섭
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2002년도 하계종합학술대회 논문집(1)
    • /
    • pp.287-290
    • /
    • 2002
  • This paper rotates to tile FPGA that is reffered to as the UTOSPI. The design goal of the FPGA is to convert the UTOPIA-3 bus interface to the SPI-3 bus interface, so that the SAR chips on the ATM interface board can be interfaced to the packet processor through this FPGA. We Propose a new architecture that has two Dual Port RAMs and flow control signals. To buffer data, the UTOSPI has a Dual port RAM in the receive direction and the same size of that in the transmit direction. This design has been implemented, compiled, and tested using a Xilinx Virtex-I XCV-300E FPGA.

  • PDF

HARDWARE IMPLEMENTATION OF AN AUTONOMOUS FUZZY CONTROLLER

  • Sujeet Shenoi;Kaveh Ashenayi
    • 한국지능시스템학회:학술대회논문집
    • /
    • 한국퍼지및지능시스템학회 1993년도 Fifth International Fuzzy Systems Association World Congress 93
    • /
    • pp.834-837
    • /
    • 1993
  • This paper describes the implementation of an autonomous fuzzy logic controller. The controller is endowed with basic control principles and learning constructs which enable it to autonomously modify its control policy based on system performance. The controller lies dormant when system response is satisfactory but if rapidly initiates adaptation in real time when adverse performance is observed. The autonomous fuzzy controller is implemented on an Intel MCS-51 series micro-controller board using an inexpensive 8-bit Intel 8031 processor. The 11.06 MHz micro-controller operates at a rate exceeding 200 "global" look-up table reinforcements per second. This is important when developing practical on-line adaptive controllers for fast systems. It is also significant because an initial controller look-up table could be incorrect or non-existent. The relatively high learning rate enables the controller to learn to control a system even while it is controlling it.

  • PDF

인공지능기법을 이용한 ARM프로세스 기반의 지문인식 신호처리 보드 설계에 관한 연구 (A study on the Fingerprint Recognition Singnal Process Board Design using Artificial Intelligence based on the ARM Processor)

  • 김동한;강종윤;공석민;이주상;이재현;탁한호
    • 한국지능시스템학회:학술대회논문집
    • /
    • 한국퍼지및지능시스템학회 2002년도 추계학술대회 및 정기총회
    • /
    • pp.287-290
    • /
    • 2002
  • 지문인식 알고리즘 구현에 있어서 일반적인 전처리 과정을 거쳐, 특징추출시 본 논문에서는 방향성이 추출된 영상에서 블록을 형성하여 각 블록에서의 방향성 특징들을 인공지능 기법의 한 분야인 신경회로망의 입력패턴으로 사용하여 특이점 추출을 수행했으며, 이를 바탕으로 PC없이 독립적으로 동작할 수 있는 지문인식 신호처리보드를 설계하여 그 신뢰성을 테스트한 결과 충분히 독립적으로 동작할 수 있음을 입증하였다.

스테레오 비전을 이용한 이동로봇의 실시간 지도 작성을 위한 연구 (A Study on the Real-Time Map Building of Mobile Robot Using Stereo Came)

  • 성용원;김태민;이민기;윤태성
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2001년도 하계학술대회 논문집 D
    • /
    • pp.2729-2731
    • /
    • 2001
  • In this paper, we studied on the real-time environment map building for the mobile robot navigation using the stereo camera system. Distance measurement are necessary to build the environment map. We used a area-based stereo matching for the distance measurement with the stereo camera system. To reduce the computation time, we used DSP processor on the vision board, took a suitable area size for stereo matching, and used hierarchical search method. Using the fast acquired distance values, the environment map was built.

  • PDF

디지탈 필터의 설계 및 구현에 관한 연구 (A Study on Design and Implementation of Digital Filter)

  • 서은택;정진현
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1993년도 하계학술대회 논문집 A
    • /
    • pp.447-449
    • /
    • 1993
  • Digital filter is a signal processor which converts the sequence input sampled from analog signal into another sequence output. It includes software routines which filter digital signal, a computer system for executing the routines, and a data acquisition system which implements A/D, D/A signal conversion. In this paper, a data acquisition system is designed and implemented for one-board computer of MC68000. Also, the theory regarding signal conversion and and its problems occured in implementation are considered. And then, with the hardware implemented like this, design of a digital low-pass filter with the cutoff frequency of 200Hz is implemented, and related characteristics are considered.

  • PDF

유무선 통신용 MEMS 온습도 네트워크 센서 (MEM Temperature and Humidity Network Sensor for Wire and Wireless Network)

  • 정우철;차부상
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2006년도 하계학술대회 논문집 Vol.7
    • /
    • pp.360-361
    • /
    • 2006
  • This paper describes a wire and wireless network sensor for temperature and humidity measurements. The network sensor comprises PLC(Power Line Communication) and RF transmitter(433MHz) for acquiring an internal (on-board) sensor signal, and measured data is transmitted to a main processing unit. The network sensor module is consist of MEMS sensor, 10-bit A/D converter, pre-amp., gain-amp., ADUC812 one chip processor and PLC/RF transmitting unit. The temperature and humidity sensor is based on MEMS piezoelectric membrane structure and is implemented by using dual function sensor for smart home and smart building.

  • PDF

원보드 마이크로 프로세서 제어기 및 PC를 이용한 유압서보시스템의 실시간 시뮬레이터 개발 (Development of a Hydraulic Servo System Real-Time Simulator Using a One-board Microprocessor and Personal Computer)

  • 장성욱;이진걸
    • 한국정밀공학회지
    • /
    • 제17권8호
    • /
    • pp.94-99
    • /
    • 2000
  • In this study applied the general controller into th 16bit ordinary controller and recommand the simulator features the real system's propeties without DSP(Digital Signal Processing)-card. This simulator is designed to be synchronized in real time using A/D(Analog-Digital) convert and D/A(Digital-Analong) convert. In this study DSP card which is usually used for complex calculation is replaced with personal computer and designed to control, control-force using with the 16-bit micro processor.

  • PDF

DSP를 이용한 전력용 변압기용 IED의 하드웨어 설계 (Hardware Design of IED using DSP for Power Transformer Protection)

  • 박철원;정연만;하경재;구춘서;신명철
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2004년도 하계학술대회 논문집 A
    • /
    • pp.363-365
    • /
    • 2004
  • This paper proposes a hardware implementation of intelligent electronic device for power transformer protection. And proposes an advanced main protection algorithm by voltage-current trend and flux-differential current slope characteristics. The secondary protection functions include UR, OCGR, OVR, and W etc. The main board of IED is based on the DSP chip TMS32C32 processor The IED was tested with relaying signals obtained for EMTP simulation package.

  • PDF

브라운관의 화상계측 자동화 시스템 개발 (Development of Automated Display Image Characteristic Inspection System of Braun Tube(CRT))

  • 유우식;장성호;이도경
    • 산업경영시스템학회지
    • /
    • 제18권35호
    • /
    • pp.1-8
    • /
    • 1995
  • Automatic inspection system software for display image characteristic of CRT is developed. There are two major contributions of this software development. One is that the data from measuring equipments which was usually collected manually is automatically collected through RS-232C port and is saved in computer, then, trend analysis graph and final reports are generated. The other is that evauation of characteristic of electron gun was automatically processed by CCD camera and image processing technique. The system is developed under MS-Windows environment utilizing Borland C++4.0 Compiler and DT 3852-8 image processor board. This system can save the time and man power to measure and to anayze the image characteristics relative to current method.

  • PDF

임베디드 플렛폼 기반 미국향 모바일방송 다중화기 설계 및 구현 (Implementation of An Embedded Platform-Based ATSC Mobile Broadcasting Multiplexer)

  • 권기원;박경원;김현식;이연성
    • 대한임베디드공학회논문지
    • /
    • 제6권2호
    • /
    • pp.93-99
    • /
    • 2011
  • In this paper, an ATSC(Advanced Television Standard Committee)-M/H(Mobile/Handheld) multiplexer is designed and implemented using an embedded Linux based hardware platform. The ATSC-M/H multiplexer is composed of a CPU(Central Processor Unit), an FPGA(Field-Programmable Gate Array), ASI(Asynchronous Serial Interface)/SMPTE310(Society of Motion Picture and Television Engineers310) interface board, and a GPS(Global Position System) clock processing block. The main functions of the ATSC-M/H multiplexer executed in the CPU and FPGA are described. The operation of the ATSC-M/H multiplexer is verified by processing its broadcast signal on a commercial receiver analyzer.