• Journal of Power Electronics
• /
• v.19 no.2
• /
• pp.333-343
• /
• 2019

Dead time and the nonideal characteristics of components all lead to phase voltage distortions. In order to eliminate the harmful effects caused by distortion, numerous methods have been proposed. The efficacy of a method mainly depends on two factors, the compensation voltage amplitude and the phase current polarity. Theoretical derivations and experiments are given to explain that both of these key factors can be deduced from the compensation time, which is defined as the error time between the ideal phase voltage duration and the actual phase voltage duration in one Pulse Width Modulation (PWM) period. Based on this regularity, a novel method for compensating phase voltage has been proposed. A simple circuit is constructed to realize the real-time feedback of the phase voltage. Utilizing the actual phase voltage, the compensation time is calculated online. Then the compensation voltage is derived. Simulation and experimental results show the feasibility and effectivity of the proposed method. They also show that the error voltage is decreased and that the waveform is improved.

• The Journal of the Acoustical Society of Korea
• /
• v.18 no.5
• /
• pp.52-57
• /
• 1999

It is very important to design of QAM modulator of high spectral efficiency for high speed data transmission. In this paper, typical 16-QAM modulator is designed by modification design of DDFS(direct digital frequency synthesizer). DDFS generates sinusoidal waveform digitally to the frequency setting word. Phase modulation is accuratly made by control of a generated phase increment value and amplitude modulation is accomplished in the D/A converter output by control of amplitude level. For the suppression of harmonics and glitch, dual-structured DDFS is studied to improve the spurious characteristics. P-Spice is used for design and simulation in mixed mode. Also we can get the satisfactory results of designed 16-QAM modulator from the constellation output.

• Journal of the Optical Society of Korea
• /
• v.15 no.4
• /
• pp.362-367
• /
• 2011

Organic ($Alq_3$) film, which was coated on a donor plate, was transferred to an organic light emitting diode (OLED) substrate with help of heat generated by a dithering laser beam. The laser beam was diffracted in an acousto-optic modulator (AOM), then focused on the laser-to-heat converting layer of the donor plate; the focused spot followed trajectories guided by rotation of a Galvano-mirror. Three different functional waveforms, sine wave, square wave, and saw tooth wave were applied to the AOM as modulation signal to generate the dithering beam. The fluorescence microscope images of the donor plate showed that the patterns of removed $Alq_3$ film were affected considerably by the modulation waveforms and the phase difference between adjacent dithering beams. Further, the printed images of Alq3 film on the OLED substrate were different from the patterns of removed Alq3 film. Atomic force microscope images indicated that not only direct transfer but also deposition by sublimated vapor of Alq3 contributed to the pattern formation. Printed patterns affected considerably the electricity-to-light conversion characteristics of OLEDs. For uniform transfer, not only the phase relation of dithering beam lines but also adequate waveform were important.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.16 no.4
• /
• pp.451-462
• /
• 2016

Photovoltaic energy conversion becomes main focus of many researches due to its promising potential as source for future electricity and has many advantages than the other alternative energy sources like wind, solar, ocean, biomass, geothermal etc. In Photovoltaic power generation multilevel inverters play a vital role in power conversion. The three different topologies, diode-clamped (neutral-point clamped) inverter, capacitor-clamped (flying capacitor) inverter and cascaded h-bridge multilevel inverter are widely used in these multilevel inverters. Among the three topologies, cascaded h-bridge multilevel inverter is more suitable for photovoltaic applications since each pv array can act as a separate dc source for each h-bridge module. This paper presents a single phase Cascaded H-bridge five level inverter for grid-connected photovoltaic application using sinusoidal pulse width modulation technique. This inverter output voltage waveform reduces the harmonics in the generated current and the filtering effort at the input. The control strategy allows the independent control of each dc-link voltages and tracks the maximum power point of PV strings. This topology can inject to the grid sinusoidal input currents with unity power factor and achieves low harmonic distortion. A PID control algorithm is implemented in Arm Processor LPC2148. The validity of the proposed inverter is verified through simulation and is implemented in a single phase 100W prototype. The results of hardware are compared with simulation results. The proposed system offers improved performance over conventional three level inverter in terms of THD.

• Journal of Power Electronics
• /
• v.16 no.4
• /
• pp.1306-1315
• /
• 2016

Modern power systems driven by high-power converters have become inevitable in view of the ever increasing demand for electric power. The total power loss can be reduced by limiting the switching losses in such power converters; increased power efficiency can thus be achieved. A reduced switching frequency that is less than a few hundreds of hertz is applied to power converters that produce output waveforms with high distortion. Selective harmonic elimination pulse width modulation (SHEPWM) is an optimized low switching frequency pulse width modulation method that is based on offline estimation. This method can pre-program the harmonic profile of the output waveform over a range of modulation indices to eliminate low-order harmonics. In this paper, a SHEPWM scheme for three-phase three-leg neutral point clamped inverter is proposed. Aside from eliminating the selected harmonics, the DC capacitor voltages at the DC bus are also balanced because of the symmetrical pulse pattern over a quarter cycle of the period. The technique utilized in the estimation of switching angles involves the firefly algorithm (FA). Compared with other techniques, FA is more robust and entails less computation time. Simulation in the MATLAB/SIMULINK environment and experimental verification in the very large scale integration platform with Spartan 6A DSP are performed to prove the validity of the proposed technique.

• Proceedings of the KIPE Conference
• /
• 2000.07a
• /
• pp.309-312
• /
• 2000

Single-phase multi-level AC-DC converter is proposed that is composed of diode bridge and switch. The number of the supply current level is depending on the individual current level of the converter. A converter circuit the number of the level is equal to $\textrm{2}^{M+1}$-1 The proposed circuit has converter with 31 current levels. When the number of current level is increased smoother sinusoidal waveform can be obtained directly and it is possible to control the supply current almost continuously from zero to maximum without step changes of generating high voltage as pulse width modulation switching loss is decreased it has an advantage in large capacity. it is illustrated technique are confirmed the validity and effectiveness through the simulation & experiments

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.29 no.6A
• /
• pp.683-689
• /
• 2004

The power and bandwidth efficient constant-envelope BPSK (CE-BPSK) modulation is proposed. The CE-BPSK signal is realized specifying the phase transition characteristics for the conventional low pass filtered BPSK signal. Since the CE-BPSK signal has constant envelope and modified waveform, the CE-BPSK signal has better power and bandwidth efficiency compared to the conventional BPSK signal while the CE-BPSK signal is backward compatible to the conventional BPSK signal. It is also shown that the bit error rate performance of the CE-BPSK signal is the same as that of the conventional BPSK signal.

• Journal of Power Electronics
• /
• v.13 no.4
• /
• pp.600-608
• /
• 2013

This paper analyzes the effect of the admittance component for the digitally controlled single-phase bridgeless power factor correction (PFC) converter. To do this, it is shown how the digital delay effects such as the digital pulse-width modulation (DPWM) and the computation delays restrict the bandwidth of the converter. After that, the admittance effect of the entire digital control system is analyzed when the bridgeless PFC converter which has the limited bandwidth is connected to the grid. From this, the waveform distortion of the input current is explained and the compensation method for the admittance component is suggested to improve the quality of the input current. Both the simulations and the experiments are performed to verify the analyses taken in this paper for the 1 kW bridgeless PFC converter prototype.

• Proceedings of the KIEE Conference
• /
• 1999.11b
• /
• pp.355-357
• /
• 1999

Single-Phase multi-level AC-DC converter that is composed of diode bridge and switch is proposed. The number of the supply current level is depending on the individual current level of the converter. A converter circuit, the number of the level is equal to $2^{M+1}-1$, where M is the number of Switching Converter. The proposed circuit has converter with 31 current levels. When the number of current level is increased, smoother sinusoidal waveform can be obtained directly and it is possible to control the supply current almost continuously from zero to maximum without generating high voltage step changes as pulse with modulation technology. The technique illustrates its validity and effectiveness through the PSIM.

• Journal of Power Electronics
• /
• v.19 no.1
• /
• pp.89-98
• /
• 2019

This paper analyzes the input side performance of a conventional three-phase to single-phase matrix converter (3-1MC). It also presents the input-side waveform quality under this topology. The suppression of low-frequency input current harmonics is studied using the 3-1MC plus capacitance compensation unit. The constraint between the modulation function of the output and compensation sides is analyzed, and the relations among the voltage utilization ratio and the output compensation capacitance, filter capacitors and other system parameters are deduced. For a 3-1MC without large-capacity energy storage, the system performance is susceptible to input voltage imbalance. This paper decouples the inner current of the 3-1MC using a Lyapunov function in the input positive and negative sequence bi-coordinate axes. Meanwhile, the outer loop adopts a voltage-weighted synthesis of the output and compensation sides as a cascade of control objects. Experiments show that this strategy suppresses the low-frequency input current harmonics caused by input voltage imbalance, and ensures that the system maintains good static and dynamic performances under input-unbalanced conditions. At the same time, the parameter selection and debugging methods are simple.