• Title/Summary/Keyword: Phase Compensation Algorithm

Search Result 223, Processing Time 0.036 seconds

Eliminating Method of Estimated Magnetic Flux Offset in Flux based Sensorless Control of PM Synchronous Motor using High Pass filter with Variable Cutoff Frequency (모터 운전 주파수에 동기화된 차단주파수를 갖는 HPF(High pass filter)를 적용한 영구자석 동기전동기의 자속기반 센서리스 제어의 추정 자속 DC offset 제거 기법)

  • Kang, Ji-Hun;Cho, Kwan-Yuhl;Kim, Hag-Wone
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.20 no.3
    • /
    • pp.455-464
    • /
    • 2019
  • The sensorless control based on the flux linkage of PM synchronous motors has excellent position estimation characteristics at low speeds. However, a limitation arises because the integrator of flux estimator is saturated by the DC offset generated during the analog to digital conversion(ADC) process of the measured current. In order to overcome this limitation, HPF with a low cutoff frequency is used. However, the estimation performance is deteriorated (Ed- the verb deteriorate already includes the meaning of 'problem') at high speed due to the low cutoff frequency, and increasing the cutoff frequency of the HPF induces further problems of phase leading and initial starting failure at low speeds. In this paper, the cutoff frequency of HPF was synchronized to the operation frequency of the motor: at low speeds the cutoff frequency was set to low in order to reduce the phase leading of the estimated flux, and at high speeds it was set to high to raise the DC offset removal performance. As a result, the operating range was increased by 200%. Furthermore, a phase compensation algorithm is proposed to reduce the phase leading of the HPF to less than 1.5 degrees over the full operating range. The proposed sensorless control algorithm was verified by experiment with a PM synchronous motor for a washing machine.

Cost-Effective APF/UPS System with Seamless Mode Transfer

  • Lee, Woo-Cheol
    • Journal of Electrical Engineering and Technology
    • /
    • v.10 no.1
    • /
    • pp.195-204
    • /
    • 2015
  • In this paper, the development of a cost-effective active power filter/uninterruptible power supply (APF/UPS) system with seamless mode transfer is described. The proposed scheme employs a pulse-width-modulation (PWM) voltage-source inverter and has two operational modes. First, when the source voltage is normal, the system operates as an APF, which compensates for the harmonics and power factor while boosting the DC-link voltage to be ready for the disturbance, without an additional DC charging circuit. A simple algorithm to detect the load current harmonics is also proposed. Second, when the source voltage is out of the normal range (owing to sag, swell, or outage), it operates a UPS, which controls the output voltage constantly by discharging the DC-link capacitor. Furthermore, a seamless transfer method for the single-phase inverter between the APF mode and the UPS mode is also proposed, in which an IGBT switch with diodes is used as a static bypass switch. Dissimilar to a conventional SCR switch, the IGBT switch can implement a seamless mode transfer. During the UPS operation, when the source voltage returns to the normal range, the system operates as an APF. The proposed system has good transient and steady-state response characteristics. The APF, charging circuit, and UPS systems are implemented in one inverter system. Finally, the validity of the proposed scheme is investigated with simulated and experimental results for a prototype APF/UPS system rated at 3 kVA.

Sequence Control of Small-scaled ITER Power Supply for Reactive Power Compensation (무효전력을 보상하는 축소형 ITER 전원공급장치의 순차제어)

  • Heo, Hye-Seong;Park, Ki-Won;Ahn, Hyun-Sik;Jang, Gye-Yong;Shin, Hyun-Seok;Choi, Jung-Wan;Oh, Jong-Seok
    • Proceedings of the KIEE Conference
    • /
    • 2009.07a
    • /
    • pp.932_933
    • /
    • 2009
  • A technology based on thyristors will be used to manufacture the super-conducting coil AC/DC converters because of the low ratio of cost over installed power compared to a design based on GTO or similar technology. But phase-controlled converter suffers from fundamental disadvantage. They inject current harmonics into the input ac mains due to their nonlinear characteristics, thereby distort the supply voltage waveform, and demand reactive power from the associated ac power system at retarded angles. To overcome this disadvantage, in the case of two series converters at the DC side, connected to the same step-down transformer, apply for the sequence control. It is the most simple and efficient way to reduce the reactive power consumption at low cost. Analytical sequence control algorithm is suggested, the validity of the proposed scheme has been verified by experimental results with the small-scaled International Thermonuclear Experimental Reactor (ITER) Power Supply to minimize reactive power consumption.

  • PDF

Vector Control for the Rotor Resistance Compensation of Induction Motor (유도전동기 회전자 저항 보상을 위한 벡터제어)

  • Park, Hyun-Chul;Lee, Su-Woon;Kim, Yeong-Min;Hwang, Jong-Sun
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2001.11b
    • /
    • pp.65-68
    • /
    • 2001
  • In the vector control methods of induction motor, the stator current is divided into the flux and torque component current. By controlling these components respectively, the methods control independently flux and torque as in the DC motor and improve the control effects. To apply the vector control methods, the position of the rotor current is identified. The indirect vector control use the parameters of the machine to identify the position of rotor flux. But due to the temperature rise during machine operation, the variation of rotor resistance degrades the vector control. To solve the problem, the q-axis is aligned to reference frame without phase difference by comparing the real flux component with the reference flux component. Then to compensate the slip, PI controller is used. The proposed method keeps a constant slip by compensating the gain of direct slip frequency when the rotor resistance of induction motor varies. To prove the validations of the proposed algorithm in the paper, computer simulations is executed.

  • PDF

Modified Swimming Pattern to Control Propulsive Force for Biomimetic Underwater Articulated Robot (생체모방형 수중 다관절 로봇의 추진력 제어를 위한 유영 패턴 재생성)

  • Jeong, Seonghwan;Lee, Jihong
    • The Journal of Korea Robotics Society
    • /
    • v.11 no.4
    • /
    • pp.285-292
    • /
    • 2016
  • For articulated swimming robots, there have been no researches about controlling the motion or trajectory following. A control method for articulated swimming robot is suggested by extending a previous algorithm, ESPG (Extended Swimming Pattern Generator). The control method focuses on the situation that continuous pre-determined swimming pattern is applied for long range travelling. In previous studies, there has not been a way to control the propulsive force when a swimming pattern created by ESPG was in progress. Hence, no control could be made unless the swimming pattern was completed even though an error occurred while the swimming pattern was in progress. In order to solve this problem, this study analyzes swimming patterns and suggests a method to control the propulsive force even while the swimming pattern was in progress. The angular velocity of each link is influenced and this eventually modifies the propulsive force. However, The angular velocity is changed, a number of problems can occur. In order to resolve this issue, phase compensation method and synchronization method were suggested. A simple controller was designed to confirm whether the suggested methods are able to control and a simulation has affirmed it. Moreover, it was applied to CALEB 10 (a biomimetic underwater articulated robot) and the result was verified.

The Design and Implementation of a Control System for TCSC in the KERI Analog Power Simulator

  • Jeon, Jin-Hong;Kim, Kwang-Su;Kim, Ji-Won;Oh, Tae-Kyoo
    • KIEE International Transactions on Power Engineering
    • /
    • v.4A no.3
    • /
    • pp.129-133
    • /
    • 2004
  • This paper deals with the design and implementation of a TCSC (Thyristor Controlled Series Capacitor) simulator, which is a module for an analog type power system simulator. Principally, it presents configuration of controller hardware/software and its experimental results. An analog type power system simulator consists of numerous power system components, such as various types of generator models, scale-downed transmission line modules, transformer models, switches and FACTS (Flexible AC Transmission System) devices. It has been utilized for the verification of the control algorithm and the study of system characteristics analysis. This TCSC simulator is designed for 50% line compensation rate and considered for damping resister characteristic analysis. Its power rate is three phase 380V 20kVA. For hardware extendibility, its controller is designed with VMEBUS and its main CPU is TMS320C32 DSP (Digital Signal Processor). For real time control and communications, its controller is applied to the RTOS (Real Time Operation System) for multi-tasking. This RTOS is uC/OS-II. The experimental results of capacitive mode and inductive mode operations verify the fundamental operations of the TCSC.

Design and Implementation of OFDM Frequency Offset Synchronization Block Using CORDIC (CORDIC을 이용한 OFDM 주파수 옵셋 동기부 설계 및 구현)

  • Jang, Young-Beom;Han, Jae-Woong;Hong, Dae-Ki
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.45 no.5
    • /
    • pp.118-125
    • /
    • 2008
  • In this paper, an efficient frequency offset synchronization structure for OFDM(Orthogonal Frequency Division Multiplexing) is proposed. Conventional CORDIC(Coordinate Rotation Digital Computer) algorithm for frequency offset synchronization utilizes two CORDIC hardware i.e., one is vector mode for phase estimation, the other is rotation mode for compensation. But proposed structure utilizes one CORDIC hardware and divider. Through simulation, it is shown that hardware implementation complexity is reduced compared with conventional structures. The Verilog-HDL coding and front-end chip implementation results for the proposed structure show 22.1% gate count reduction comparison with those of the conventional structure.

Level Number Effect on Performance of a Novel Series Active Power Filter Based on Multilevel Inverter

  • Karaarslan, Korhan;Arifoglu, Birol;Beser, Ersoy;Camur, Sabri
    • Journal of Electrical Engineering and Technology
    • /
    • v.13 no.2
    • /
    • pp.711-721
    • /
    • 2018
  • This paper presents a single-phase asymmetric half-bridge cascaded multilevel inverter based series active power filter (SAPF) for harmonic voltage compensation. The effect of level number on performance of the proposed SAPF is examined in terms of total harmonic distortion (THD) and system efficiency. Besides, the relationship between the level number and the number of switching device are compared with the other multilevel inverter topologies used in APF applications. The paper is also aimed to demonstrate the capability of the SAPF for compensating harmonic voltages alone, without using a passive power filter (PPF). To obtain the required output voltage, a new switching algorithm is developed. The proposed SAPF with levels of 7, 15 and 31 is used in both simulation and experimental studies and the harmonic voltages of the load connected to the point of common coupling (PCC) is compensated under two different loading conditions. Furthermore, very high system efficiency values such as 98.74% and 96.84% are measured in the experimental studies and all THD values are brought into compliance with the IEEE-519 Standard. As a result, by increasing the level number of the inverter, lower THD values can be obtained even under high harmonic distortion levels while system efficiency almost remains the same.

Design of Robust Power System Stabilizers Using Disturbance Rejection Method (외란 소거법을 이용한 강인한 전력 계통 안정화 장치 설계)

  • Kim, Do-Woo;Yun, Gi-Gab;Kim, Hong-Pil;Yang, Hai-Won
    • Proceedings of the KIEE Conference
    • /
    • 1998.07c
    • /
    • pp.1195-1199
    • /
    • 1998
  • In this paper a design method of robust power system stabilizers is proposed by means of robust linear quadratic regulator design technique under power system's operating condition change, which is caused by inner structure uncertainties and disturbances into a power system. It is assumed that the uncertainties present in the system are modeled as one equivalent signal. In this connections an optimal LQR control input for disturbance rejection, the output feedback gain for eliminating the disturbance are calculated. In this case. PSS input signal is obtained on the basis of weighted ${\Delta}P_e$ and $\Delta\omega$. In order to stabilize the overall control of system. Pole placement algorithm is applied in addition. making the poles of the closed loop system to move into a stable region in the complex plane. Some simulations have been conducted to verify the feasibility of the proposed control method on a machine to infinite bus power system. From the simulation results validation of the proposed method could be achieved by comparisons with the conventional PSS with phase lag-lead compensation.

  • PDF

LVRT control of Grid-Connected Wind Turbine Using Sliding-Mode Based Direct Power Control (슬라이딩 모드 기반의 직접전력제어를 이용한 계통연계형 풍력발전 시스템의 LVRT 제어)

  • Jeong, Hae-Gwang;Lee, Kyo-Beum
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.16 no.4
    • /
    • pp.396-404
    • /
    • 2011
  • This paper proposes a performance improvement of a grid-connected wind turbine using sliding-mode based direct power control under an unbalanced grid fault. The proposed control method has some advantages for grid connected control. At first, it doesn't need the synchronous phase angle of the grid voltage. It has also fast dynamic characteristics compared with a conventional current controller. In addition, it is suitable for an unbalance compensation control. The effectiveness and robustness of the proposed algorithm are verified by simulations and experiments.