• 제목/요약/키워드: Parallel Module

검색결과 400건 처리시간 0.026초

염전 병행 태양광 발전의 실증과 시뮬레이션 (Salt Farm Parallel Solar Power System:Field tests and Simulations)

  • 박종성;김봉석;김근호;이승민;임철현
    • Current Photovoltaic Research
    • /
    • 제7권4호
    • /
    • pp.121-124
    • /
    • 2019
  • In this research, the concept of a salt farm parallel solar power system, which produce salt and electricity at the same site, is proposed for the first time in the world. The concept is that large waterproof plates made by interconnected solar modules are installed at the bottom of the salt farm. The pilot system was successfully installed at a sea shore, and verified its feasibility as a solar power plant. For deeper understanding, simulations for power prediction of the system were carried out and compared with the field test results. The power generation of the salt farm parallel system is comparable to conventional solar power plants. The cooling effect by sea water contributes more to the increase in the crystalline silicon photovoltaic module performance than the absorption loss due to sea water by maintaining certain height above the module.

제3세대 파랑모델의 비선형 에너지 이송항 계산 효율 증대를 위한 SRIAM 계산모듈 개발 (Development of SRIAM Computation Module for Enhanced Calculation of Nonlinear Energy Transfer in 3rd Generation Wave Models)

  • 이주용;윤재선;하태민
    • 한국해양공학회지
    • /
    • 제31권6호
    • /
    • pp.405-412
    • /
    • 2017
  • Because of the rapid development of computer technology in recent years, wave models can utilize parallel calculations for the high-resolution prediction of open sea and coastal areas with high accuracy. Parallel calculations also allow national agencies in the relevant sectors to produce marine forecasting data through massive parallel calculations. Meanwhile, the eastern coast of the Korean Peninsula has been increasingly damaged by swell-like high waves, and many researchers and scientists are continuing their efforts to anticipate and reduce the damage. In general, the short-term transformation of swell-like high waves can be reproduced relatively well in the third generation wave models, but the transformation of relatively long period waves needs to be simulated with higher accuracy in terms of the nonlinear wave interactions to gain a better understanding of the low-frequency wave generation and development mechanisms. In this study, we developed a calculation module to improve the calculation of the nonlinear energy transfer in the 3rd generation wave model and integrated it into the wave model to effectively consider the nonlinear wave interaction. First, the nonlinear energy transfer calculation module and third generation model were combined. Then, the combined model was used to reproduce the wave transformation due to the nonlinear interaction, and the performance of the developed operation module was verified.

3자유도 구형관절 재활운동기기의 기구학 및 동역학 해석 (Kinematic and dynamic analysis of a spherical three degree of freedom joint rehabilitation exercise equipment)

  • 김선필
    • 한국산업정보학회논문지
    • /
    • 제14권4호
    • /
    • pp.16-29
    • /
    • 2009
  • 노인의 평형성 향상과 근력강화 운동을 병행할 수 있는 운동기기 개발을 위해 병렬형 구형관절 모듈을 채택하였다. 병렬형 구형관절 모듈은 링크 2개, 회전관절 3개의 조합으로 된 다이애드 3조가 병렬로 설치되어 있고 모든 회전축은 모듈의 중간 위치에 교차하여 3자유도 회전운동이 가능하다. 본 연구에서는 구형관절 모듈의 기구학 및 동역학 해석을 실시하였으며 제어프로그램을 위한 순방향 및 역방향 위치해석에 대한 수학적 해석해를 도출하였다. 속도 및 가속도해석에서는 임의의 다이애드 내의 관절속도 및 가속도에 대한 상판 속도 및 가속도의 관계식을 유도하였다. 본 연구에서는 재활운동기구로서 사용하기 위해서 50대 이상 한국인 표준 남성에 대한 모델을 선정하여 동역학 모델 시뮬레이션을 통하여 이러한 결과의 유효성을 검증하였다.

고장에 강인한 구형 3자유도 모듈에 관한 기구학적 해석 (Kinematic Analysis of Fault-Tolerant 3 Degree-of-Feedom Spherical Modules)

  • 이병주;김희국
    • 대한기계학회논문집
    • /
    • 제18권11호
    • /
    • pp.2846-2859
    • /
    • 1994
  • This work deals with kinematic analysis of fault-tolerant 3 degree-of-freedom spherical modules which have force redundancies in its parallel structure. The performance of a redundantly actuated four-legged module with no actuator failure, a single actuator failure, partial and half failure of dual actuator are compared to that of a three-legged module, in terms of maximum force transmission ratio, isotropic characteristics, and fault-tolerant capability. Additionally, a system with an excess number of small floating actuators is considered, and the contribution of these small actuators to the force transmission and fault-tolerant capability is evaluated. This study illustrates that the redundant actuation mode allows significant saving of input actuation effort, and also delivers a fault tolerance.

재구성 가능한 다중 프로세서 시스템을 이용한 혼합 영상 보호화기 구현에 관한 연구 (연구 I : H/W구현) (A Study on Hybrid Image Coder Using a Reconfigurable Multiprocessor System (Study I : H/W Implementation))

  • 최상훈;이광기;김제익;윤승철;박규태
    • 전자공학회논문지B
    • /
    • 제30B권10호
    • /
    • pp.1-12
    • /
    • 1993
  • A multiprocessor system for high-speed processing of hybrid image coding algorithms such as H.261, MPEG, or Digital HDTV is presented in this study. Using a combination of highly parallel 32-bit microprocessor, DCT(Discrete Cosine Transform), and motion detection processor, a new processing module is designed for the implementation of high performance coding system. The sysyem is implemented to allow parallel processing since a single module alone cannot perform hybrid coding algorithms at high speed, and crossbar switch is used to realize various parallel processing architectures by altering interconnections between processing modules within the system.

  • PDF

A Design of Parallel Processing for Wavelet Transformation on FPGA (ICCAS 2005)

  • Ngowsuwan, Krairuek;Chisobhuk, Orachat;Vongchumyen, Charoen
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 2005년도 ICCAS
    • /
    • pp.864-867
    • /
    • 2005
  • In this paper we introduce a design of parallel architecture for wavelet transformation on FPGA. We implement wavelet transforms though lifting scheme and apply Daubechies4 transform equations. This technique has an advantage that we can obtain perfect reconstruction of the data. We divide our process to high pass filter and low pass filter. With this division, we can find coefficients from low and high pass filters simultaneously using parallel processing properties of FPGA to reduce processing time. From the equations, we have to design real number computation module, referred to IEEE754 standard. We choose 32 bit computation that is fine enough to reconstruct data. After that we arrange the real number module according to Daubechies4 transform though lifting scheme.

  • PDF

초전도 한류기 설계 검증을 위한 초전도 한류 모듈 단락 특성 시험 (Test of a Current Limiting Module for Verifying of the SFCL Design)

  • 양성은;김우석;이지영;김희선;유승덕;현옥배;김혜림
    • 한국초전도ㆍ저온공학회논문지
    • /
    • 제14권3호
    • /
    • pp.13-17
    • /
    • 2012
  • KEPCO Research Institute has been researching a Superconducting Fault Current Limiter (SFCL) which is considered one of solutions of fault current problems with Korea Institute of Machinery & Materials (KIMM) and Hanyang University since 2011. In this paper, we fabricated a current limiting module and conducted electrical short circuit tests for checking the validity of the transmission level SFCL design. Based on the short circuit characteristics of the second generation High Temperature Superconductor (HTS), we analyzed the short circuit characteristics of 3 parallel connected superconducting wires. The structure of the HTS wire is as follows: the stainless steel stabilizer of $100{\mu}m$ is laminated on the superconductor layer and under the substrate, both of which are electrically jointed with solder. We fabricated the current limiting module which has 40 series and 6 parallel connections and studied the short circuit characteristics of the module under various voltage levels.

무기체계 오류 검증을 위한 실시간 시스템 병렬시험 기법 (Real-Time System Parallel Testing Techniques for Weapon System Error Verification)

  • 김동준
    • 전자공학회논문지
    • /
    • 제53권11호
    • /
    • pp.130-138
    • /
    • 2016
  • 본 논문은 무기체계의 오류를 검증할 때 필요한 실시간 시스템 병렬시험 기법에 대해서 제안한다. 이전에 국방분야에서 사용되는 야전시험장비는 무기체계를 순차적으로 검증하는 방식을 사용하였다. 오류를 순차적으로 검증하는 방식은 내부유닛간의 상호 간섭에 의한 부분의 오류검증은 할 수 없었다. 이러한 이유로 인해 본 논문에는 기존에 무기체계 오류 검증 시 사용되는 순차적 시험기법이 아닌 임베디드 장치를 이용한 실시간 시스템 병렬시험 기법을 제안한다. 임베디드 모듈이 탑재된 스위칭 제어카드는 병렬시험을 수행하고 그 결과를 사용자의 제어장치로 전달한다. 이러한 방식은 기존의 방식에 비해 좀 더 정확하게 무기체계 내부의 상호 간섭에 대한 오류 검증을 할 수 있다.

메모리 경합이 없는 병렬 MAP 복호 모듈 설계 (Design of Contention Free Parallel MAP Decode Module)

  • 정재헌;임종석
    • 대한전자공학회논문지SD
    • /
    • 제48권1호
    • /
    • pp.39-49
    • /
    • 2011
  • 터보 코드는 반복 복호를 하기 때문에 긴 복호시간을 필요로 한다. 고속 통신을 하기 위해서는 복호 시간을 줄여야 하며 이는 병렬 처리를 통해 해결할 수 있다. 하지만 병렬 처리 시 메모리 경합이 발생할 수 있는데 이는 복호기의 성능을 저하시킨다. 이러한 메모리 정합을 피하기 위해 2006년 QPP 인터리버가 제안되었다. 본 논문에서는 QPP 인터리버에 적합하며 비교적 적은 지연 시간을 갖고 회로의 크기도 줄인 MDF 기법을 제안한다. 그리고 MDF 기법을 사용한 MAP 복호 모듈의 설계를 보인다. 구현한 복호기는 Xilinx 사의 FPGA에 타켓팅하였으며 최대 80Mbps의 처리율을 보인다.

15 kVA급 박막형 초전도 전류제한기의 한류특성 (Characteristics of 15 kVA Superconducting Fault Current Limiters Using Thin Films)

  • 최효상;현옥배;김혜림;황시돌
    • 한국전기전자재료학회논문지
    • /
    • 제13권12호
    • /
    • pp.1058-1062
    • /
    • 2000
  • We investigated resistive superconducting fault current limites (SFCLs) fabricated using YBCO thin films on 2-inch diameter sapphire substrates. Nearly identical SFCL units were prepared and tested. The units were connected in series and parallel to increase the current and voltage ratings. A serial connection of the units showed significantly unbalanced power dissipation between the units. This imbalance was removed by introducing a shunt resistor to the firstly quenched unit. Parallel connection of the units increased the current rating. An SFCL module of 4 units in parallel, each of which has minimum quench current rating. An SFCL module of 4 units in parallel, each of which has minimum quench current 25 A$\_$peak/, was produced and successfully tested at a 220 V$\_$rms/circuit. From the resistance increase, we estimated that the film temperature increased to 200 K in 5 msec, and 300 K in 120 msec. Successive quenches revealed that this system is stable without degradation in the current limiting capability under such thermal shocks as quenches at 220 V$\_$rms/.

  • PDF