• Journal of Power Electronics
• /
• v.19 no.4
• /
• pp.907-921
• /
• 2019

This paper presents two advanced hybrid pulse-width modulation (PWM) strategies for multilevel inverters (MLIs) that provide both common-mode voltage (CMV) elimination and current ripple reduction. The first PWM utilizes sequences that apply one switching state at the double ends of a half-carrier cycle. The second PWM combines the advantages of the former and an existing four-state PWM. Analyses of the harmonic characteristics of the two groups of switching sequences based on a general switching voltage model are carried out, and algorithms to optimize the current ripple are proposed. These methods are simple and can be implemented online for general n-level inverters. Using a three-level NPC inverter and a five-level CHB inverter, good performances in terms of the root mean square current ripple are obtained with the proposed PWM schemes as indicated through improved harmonic distortion factors when compared to existing schemes in almost the entire region of the modulation index. This also leads to a significant reduction in the current total harmonic distortion. Simulation and experimental results are provided to verify the effectiveness of the proposed PWM methods.

• Journal of Power Electronics
• /
• v.18 no.6
• /
• pp.1729-1750
• /
• 2018

Voltage source inverters (VSIs) are widely used to drive induction motors in industry applications. The quality of output waveforms depends on the switching sequences used in pulse width modulation (PWM). In this work, all existing optimal space vector pulse width modulation (SVPWM) switching strategies are studied. The performance of existing SVPWM switching strategies is optimized to realize a tradeoff between quality of output waveforms and switching losses. This study generalizes the existing optimal switching sequences for total harmonic distortions (THDs) and switching losses for different modulation indexes and reference angles with a parameter called quality factor. This factor provides a common platform in which the THDs and switching losses of different SVPWM techniques can be compared. The optimal spatial distribution of each sequence is derived on the basis of the quality factor to minimize harmonic current distortions and switching losses in a sector; the result is the minimum ripple loss SVPWM (MRSLPWM). By employing the sequences from optimized switching maps, the proposed method can simultaneously reduce THDs and switching losses. Two hybrid SVPWM techniques are proposed to reduce line current distortions and switching losses in motor drives. The proposed hybrid SVPWM strategies are MRSLPWM 30 and MRSLPWM 90. With a low-cost PIC microcontroller (PIC18F452), the proposed hybrid SVPWM techniques and the quality of output waveforms are experimentally validated on a 2 kVA VSI based on a three-phase two-level insulated gate bipolar transistor.

• Journal of Power Electronics
• /
• v.14 no.2
• /
• pp.362-368
• /
• 2014

This paper proposes a harmonic reduction approach for a pulse width modulation (PWM) AC-AC converters using Bee Colony Optimization (BCO). The optimal switching angles are provided by BCO to minimize harmonic distortions. The sequences of the PWM switching angles are considered as a technical constraint. In this paper, simulation results from various optimization techniques including BCO, Genetic Algorithm (GA), and Particle Swarm Optimization (PSO) are compared. The test results indicate that BCO can provide a better solution than the others in terms of power quality and power factor improvement. Lastly, experiments on a 200W AC-AC converter confirm the performance of the proposed switching pattern in reducing harmonic distortions of the output waveform.

• Journal of Electrical Engineering and Technology
• /
• v.12 no.2
• /
• pp.738-750
• /
• 2017

In this paper, carrier-based pulse width modulation (CBPWM), space vector PWM (SVPWM) and reduced switching losses PWM (RSLPWM) for the three-level neutral point clamped (NPC) inverter are introduced. In the case of the neutral point (NP) potential (NPP) offset, an asymmetric disposition PWM (ASPDPWM) strategy is proposed, which can output PWM sequences correctly and suppress the lower order harmonics of the inverter effectively. An NPP balance strategy based on carrier based PWM (CBPWM) is analyzed. A hybrid modulation strategy combining RSLPWM and the NPP balance based on CBPWM is proposed, and hysteresis control is adopted to switch between the two modulation strategies. An experimental prototype of the three-level NPC inverter is built. The effectiveness of the hybrid modulation is verified with a resistance-inductance load and a permanent magnetic synchronous motor (PMSM) load, respectively. The experimental results show that reduced switching losses and an acceptable NPP can be effectively achieved in the hybrid modulation strategy.

• Journal of Power Electronics
• /
• v.14 no.6
• /
• pp.1109-1118
• /
• 2014

A Fundamental Frequency Sorting Algorithm (FFSA) is proposed in this paper to balance the voltages of floating dc capacitors for Modular Multilevel Converters (MMCs). The main idea is to change the sequences of the CPS-PWM carriers according to the capacitor voltage increments during the previous fundamental period. Excessive frequent sorting is avoided and many calculating resources are saved for the controller. As a result, more sub-modules can be dealt with. Furthermore, it does not need to measure the arm currents. Therefore, the communication between the controllers can be simplified and the number of current sensors can be reduced. Moreover, the proposed balancing method guarantees that all of the switching frequencies of the sub-modules are equal to each other. This is quite beneficial for the thermal design of the sub-modules and the lifetime of the power switches. Simulation and experimental results acquired from a 9-level prototype verify the viability of the proposed balancing method.

• Journal of Power Electronics
• /
• v.12 no.2
• /
• pp.285-293
• /
• 2012

Multilevel inverters have gained attention in high-power applications due to their numerous advantages in comparison with conventional two-level inverters. In this paper a simplified Space-Vector Modulation (SVM) algorithm for a three-level Neutral-Point Clamped (NPC) inverter is implemented on a Freescale$^{(R)}$ DSP56F8037. The algorithm is based on a simplification of the space-vector diagram for a three-level inverter so that it can be used with a two-level inverter. Once the simplification has been achieved, calculation of the dwell times and the switching sequences are carried out in the same way as for the two-level SVM method. Details of the hardware design are included. Experimental results are analyzed to validate the performance of the simplified algorithm.

• Proceedings of the KIPE Conference
• /
• 2001.10a
• /
• pp.803-807
• /
• 2001

This paper presents a new control scheme for a DVR (Dynamic Voltage Restorer) system consisting of series voltage source PWM converters. To control the negative sequence components of the source, it is necessary to detect the negative sequence components. Generally, a filtering process is used which has some undesirable effects. This paper suggests a new method for separating positive and negative sequences components. This control system is designed using differential controllers and digital filters. The positive and negative sequences are extracted and controlled individually. The performance of the presented controller and scheme are confirmed through simulation and actual experiment with a 2.5kVA prototype DVR system.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.51 no.4
• /
• pp.203-209
• /
• 2002

This paper presents a new control scheme for a DVR(Dynamic Voltage Restorer) system consisting of series voltage source PWM converters. To control negative sequence component of source voltage the detection of negative sequence is necessary. Generally, filtering process is used tn do that. Through this filtering process has some problems. This paper suggests a new method of separating positive and negative sequences. This control system is designed using differential controllers and digital filters, and positive sequence and negative sequences are controlled respectively. The performance of the presented controller and scheme are confirmed through simulation and actual experiment by 2.5kVA prototype DVR.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• v.6 no.12
• /
• pp.3182-3196
• /
• 2012

In this paper, we present a new LED (Light Emitting Diode) mood lighting system interacting with smartphones based on the generation of different light sequences. In the proposed system, one light sequence is considered to be one unit of the service contents, which is then transmitted through a network and played in an LED lighting system. To this end, we propose a novel generation scheme using a smartphone, and a decoding/playing mechanism in an LED lighting system. The lighting sequences have a fixed period divided into predefined time units. Two modes - basic and interpolation - are supported in each time unit when playing a color sequence. In the basic mode, the color is maintained for the entire time unit, whereas in the interpolation mode the color is interpolated. The sequence is decoded and played in the lighting circuit by changing the duty cycle of a PWM (Pulse Width Modulation) signal. A demonstration system of the overall proposed method was using smartphones, a server and an LED lighting system. The results from this experiment show the validity and applicability of the proposed scheme.

• Proceedings of the KIEE Conference
• /
• 1994.11a
• /
• pp.138-140
• /
• 1994

In this paper, a three-phase active power filter using voltage- source PWM converter is designed to eliminate the harmonics and compensate the reactive power in the ac side. The predictive current control method is adopted, which provides constant switching frequency and low current ripple but has inherently one sampling error between the command and the actual current. Here we propose the algorithm which corrects this delay time. The converter voltage obtained from this current control can be accomplished by the space vector modulation method at a voltage-type converter. All control sequences of active filter is executed by a DSP which is designed to calculate floating points at very hight speed. Finally, the validity of this filter using the predictive current control method is demonstrated through experimental results.