• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.65 no.4
• /
• pp.586-592
• /
• 2016

The current control of Continuous Conduction Mode(CCM) can be implemented by several methods: peak current control; average current control; and hysteresis control. Among these methods, the hysteresis current control is popularly applied in various converter applications because of its simplicity of implementation, fast current control response and inherent peak current limiting capability. However, a current controller with conventional hysteresis band which multiplies the current reference has the disadvantage that the modulation frequency varies in one cycle of the input voltage and, as a result, generates high switching frequency in the low input voltage section. Also it is complicated to design the input filter due to varying switching frequency. This paper proposed an optimum hysteresis-band current control method where the band is generated by using both multiplication method and sum method to maintain the modulation frequency to be nearly constant. This approach can solve the high switching frequency in the low input voltage section, and achieve easy design of input filter. The performance of the proposed converter is verified with the simulation and the experimental works.

• Journal of Power Electronics
• /
• v.16 no.2
• /
• pp.610-620
• /
• 2016

The compound active clamp zero voltage soft switching (CACZVS) three-phase power factor correction (PFC) converter has many advantages, such as high efficiency, high power factor, bi-directional energy flow, and soft switching of all the switches. Triple closed-loop PI controllers are used for the three-phase power factor correction converter. The control objectives of the converter include a fast transient response, high accuracy, and unity power factor. There are six parameters of the controllers that need to be tuned in order to obtain multi-objective optimization. However, six of the parameters are mutually dependent for the objectives. This is beyond the scope of the traditional experience based PI parameters tuning method. In this paper, an improved chaotic particle swarm optimization (CPSO) method has been proposed to optimize the controller parameters. In the proposed method, multi-dimensional chaotic sequences generated by spatiotemporal chaos map are used as initial particles to get a better initial distribution and to avoid local minimums. Pareto optimal solutions are also used to avoid the weight selection difficulty of the multi-objectives. Simulation and experiment results show the effectiveness and superiority of the proposed method.

• Proceedings of the KIPE Conference
• /
• 2019.11a
• /
• pp.122-123
• /
• 2019

본 논문은 전기차량용 Onboard Charger(OBC)의 3병렬 운전시 3개의 단상 PFC와 3상 PFC 두가지 입력단 PFC 토플로지에 대하여 비교 및 분석을 진행하였다. 9.9kW급 OBC에서는 입력단 전원을 3상 전원으로 사용하여야 하기 때문에 PFC단에는 단상 PFC 3개를 모듈화하여 병렬로 사용할 수도 있고 3상 PFC를 하나로 구성할 수 있다. 각 토플로지 방식에서 인덕턴스 입력전류리플, DC단 커패시터 전류리플 등 면에서 이 두가지 구성방식에 대하여 비교분석을 진행하였다.

• Proceedings of the KIPE Conference
• /
• 2015.07a
• /
• pp.471-472
• /
• 2015

본 논문에서는 PFC(Power Factor Correction) 컨버터가 초기 구동시 발생하는 돌입전류를 제어하기 위한 새로운 PFC 컨버터를 제안한다. 기존 Boost 구조를 갖는 PFC 컨버터는 안정적인 출력 전압을 생성하기 위해 출력단에 큰 커패시터가 필수적이지만 방전된 커패시터에 AC 전압이 인가되면 단락 상태가 되어 큰 돌입전류가 발생하게 된다. 이를 해결하기 위해 본 논문에서는 시뮬레이션을 통해 기존 PFC 컨버터의 돌입전류 문제점을 파악하고 제안된 PFC 컨버터로 돌입전류를 제어함으로써 안정적인 동작 상태와 효율적인 PFC 컨버터의 타당성을 검증하였다.

• Proceedings of the KIPE Conference
• /
• 2017.07a
• /
• pp.1-2
• /
• 2017

In this paper a method is proposed to optimize the inductor design of PFC boost converter with maximum efficiency at rated load. The variables of switching frequency, the number of turns, core size and permeability are selected to improve the efficiency. The experimental result shows the proposed inductor design method can lead a higher efficiency when compared with the typical inductor design method.

• Journal of Power Electronics
• /
• v.14 no.5
• /
• pp.815-826
• /
• 2014

An improved bridgeless interleaved boost power factor correction (PFC) rectifier to improve power efficiency and component utilization is proposed in this study. With combined conventional bridgeless PFC circuit and interleaved technology, the proposed rectifier consists of two interleaved and magnetic inter-coupling boost bridgeless converter cells. Each cell operates alternatively in the critical conduction mode, which can achieve the soft-switching characteristics of the switches and increase power capacity. Auxiliary blocking diodes are employed to eliminate undesired circulating loops and reduce current-sensing noise, which are among the serious drawbacks of a dual-boost PFC rectifier. Magnetic component utilization is improved by symmetrically coupling two inductors on a unique core, which can achieve independence from each other based on the auxiliary diodes. Through the interleaved approach, each switch can operate in the whole line cycle. A simple control scheme is employed in the circuit by using a conventional interleaved controller. The operation principle and theoretical analysis of the converter are presented. A 600 W experimental prototype is built to verify the theoretical analysis and feasibility of the proposed rectifier. System efficiency reaches 97.3% with low total harmonic distortion at full load.

• Proceedings of the KIPE Conference
• /
• 2017.07a
• /
• pp.24-25
• /
• 2017

In this paper, a low cost bridgeless interleaved power factor correction topology for electric vehicle charger application is proposed. With the proposed topology the number of switches, inductors, current sensors and associated circuits can be reduced, thereby reducing the cost of the system as compared to the conventional bridgeless PFC circuit. The reduced input current ripple by the proposed interleaved topology makes it suitable for high power applications such as electric vehicle chargers since it can reduce the size of the inductor core and the Electro Magnetic Interference (EMI) problem. In the proposed topology only one current sensor is required. All the boost inductor currents can be reconstructed by sampling the output current and used to control the input current. Therefore the typical problem caused by the unequal current gain of each current sensor inherently does not exist in the proposed topology. In addition the current sharing between converters can be achieved more accurately and the high frequency distortion is decreased. The performance of the proposed converter is verified by the experimental results with a prototype of 6.6kW bridgeless interleaved PFC circuit.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.26 no.1
• /
• pp.53-58
• /
• 2021

Operation of the interleaved Boost PFC converter in Critical Conduction Mode (CrM) shows the advantages of high efficiency and good EMI characteristics owing to the valley switching of FET. However, when it is designed for a highly pulsating load, operation at a relatively high frequency is inevitable at non-pulsating typical load condition, resulting in efficiency degradation. Moreover, the physical size of the inductor becomes problematic because of the nature of the CrM operation, where the inductor peak current is about two times the inductor average current, thereby requiring high DC-bias characteristics, which is worse when the output power is high. In this study, a new parallel driving method of two sets of interleaved boost PFC converters for highly pulsating high-power application is proposed. The proposed method does not require any additional load-sharing controller, resulting in high efficiency and smaller inductor size.

• Proceedings of the KIEE Conference
• /
• 2004.10a
• /
• pp.160-163
• /
• 2004

A passive lossless turn-on/turn-off snubber network is proposed for the boost PWM converter. Previous AC/DC PFC Boost Converter perceives feed forward signal of output for average current-mode control. Previous Boost Convertor, the Quantity of input current will be decreased by the decrease of output current in light load, and also Power factor comes to be decreased. Also the efficiency of converter will be decreased by the decrease of power factor. The proposed converter presents the good PFC, low line current harmonic distortions and tight output voltage regulations using energy recovery circuit. All of the semiconductor devices in the converter are turned on under exact or near zero voltage switching(ZVS). No additional voltage and current stresses on the main switch and main diode occur. To show the superiority of this converter is verified through the experiment with a 640W, 100kHz prototype converter.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.11 no.2
• /
• pp.142-148
• /
• 2006

In this paper, authors propose a novel step-up AC-DC converter operated with power factor correction (PFC) and with high efficiency. The proposed converter behaves with discontinuous current control (DCC) of input current. The input current waveform in the proposed converter is got to be a discontinuous sinusoid form in proportion to magnitude of at input voltage under the constant duty cycle switching. Therefore, the input power factor is nearly unity and the control method is simple. In the general DCC converters, the switching devices are turned-on with the zero current switching (ZCS). But turn-off of the switching devices is done at the maximum current. To achieve a soft switching at turn-off, the proposed converter uses a new partial resonant circuit, which results in the very low switching loss and the high efficiency of converter.