• Journal of the Institute of Electronics and Information Engineers
• /
• v.51 no.11
• /
• pp.107-113
• /
• 2014

A VCO (Voltage Controlled Oscillator) and a divide-by-4 high speed frequency divider are implemented using 65nm CMOS technology for 60GHz wireless communication system. The mm-wave VCO was designed by NMOS cross-coupled LC type using current source. The architecture of the divide-by-4 high speed frequency divider is differential ILFD (Injection Locking Frequency Divider) with varactor to control frequency range. The frequency divider also uses current sources to get good phase noise characteristics. The measured results show that the VCO has 64.36~67.68GHz tuning range and the frequency divider divides the VCO output by 4 exactly. The high output power of 5.47~5.97dBm from the frequency divider is measured. The phase noise of the VCO including the frequency divider are -77.17dBc/Hz at 1MHz and -110.83dBc/Hz at 10MHz offset frequency. The power consumption including VCO is 38.4mW with 1.2V supply voltage.

• Journal of electromagnetic engineering and science
• /
• v.10 no.1
• /
• pp.28-34
• /
• 2010

This paper introduces a new U.S. ultra-wideband(UWB: 3.1~10.6 GHz) 1:2 power divider based on a single section Wilkinson type configuration. The divider provides very flat in-band power splitting, high isolation, low insertion loss, sharp roll-off bandpass filtering, and DC blocking characteristics. The circuit consists of a $\lambda$/4 Y resonator, three capacitively coupled $\lambda$/2 short-circuited lines, and a resistor between the two output ports. The circuit structure was simulated with ADS and HFSS, and realized with low-temperature co-fired ceramic(LTCC) green tape, which has a dielectric constant of 7.8. $|S_{11}|$ better than 10 dB, $|S_{21}|$ and $|S_{31}|$ less than 3.2 dB, with both $|S_{22}|$ and $|S_{32}|$ measured as better than 12 dB for the whole UWB band. Measurement results agree closely with HFSS simulation results. The power divider has a compact size of $4\times9\times0.6mm^3$.

• Proceedings of the KIEE Conference
• /
• 2003.10b
• /
• pp.104-106
• /
• 2003

In recent years for propulsion of cooling fan in cars are more used electrical motors than the engine direct coupled type. But the electrical motor which is now used has the brush and the commutator. Because of the brush and the commutator the electrical motor has short life time, low efficiency and mechanical- electrical noise. Therefore it is tried to develope brushless dc motor. The motor is located in the hot air from the radiator. The motor temperature increases high and the increasing of the motor temperature rolls big in its character. The cooling fan motor has relative small in size and input voltage is low. For 300 w output power must be the current of the motor high which causes high copper loss. In this paper will be tested and analysed characteristics of a dc motor which is now used for cooling fan and a BLDC motor will be designed with same character of the brushed motor and with considering of improvement of the efficiency. After design the motor should be analysed and tested.

• Proceedings of the KIEE Conference
• /
• 1997.11a
• /
• pp.500-504
• /
• 1997

Current source inverter drives of auto sequentially commutated type are very popular in high power applications, because of simple power circuit configuration with four quadrant operation. But the six-step current output create harmonic problems and the input power factor of such a drive is not always good. In this respect pulse width modulated drives using gate turn off thyristors ( GTO ) are finding application, especially in traction drives. However the switching and snubber loses of a GTO do not permit the inverter switching frequency go beyond a few hundred hertz.This will again introduce low frequency harmonic problems. Multi level inverters of the 3-level and 5-level can be considered as an alternative to overcome the low switching frequency harmonic problem of the 2-level GTO inverters. But with multi level inverters the complexity of the power circuit increases. In this paper a combination of multi level ( 2-level and 3-level ) inverters and multi phase induction motor ( 3-phase and 6-phase) configurations are presented for high power VSI drives for traction applications with reduced inverter switching frequency requirements coupled with reduced voltage rating for the power switch.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.8 no.1
• /
• pp.52-60
• /
• 1997

A 23GHz 2-stage LNA was designed using MPIE numerical analysis and microwave CAD EEsof softwares. The basic circuit was designed by EEsof tools but analyzed more precisely using numerical MPIE tools and modified. The matching sections of the input and output terminals were designed with paralledl coupled filter-type lines, these matching sections perform impedance matching and DC blocking, more over have the advantages of small discontinuities and small errors in the design process. The FET chip is directly attached to the ground metal. The designed LNA gives 15.2dB gain and 2.7dB noise figure. without considering 1.8dB loss of connectors. These results validate our design process and matching schemes and fabrication technologies over the 20GHz frequency range.

• Proceedings of the KIPE Conference
• /
• 2018.07a
• /
• pp.78-80
• /
• 2018

본 논문은 용량성 결합 플라즈마 응용 시스템을 위한 전류형 토폴로지 기반의 전력 변환장치 구조를 제안한다. 제안된 시스템은 독립적으로 제어된 두 개의 고 정밀 펄스 전류를 부하로 출력하는 병렬 연결된 전류형 전력 변환장치로 구성된다. 전체 회로 토폴로지는 네 가지 세부 부분; 바이어스 전류 발생기, 바이어스 전류 모듈레이터, 슬롭 전류 발생기, 슬롭 전류 모듈레이터로 구성되어 있다. 제안된 시스템은 빠른 과도 특성을 위해 1200V/90A급 SiC MOSFET 스위치를 사용하였다. 제안된 전력 변환장치는 4.5kV의 출력전압, 40A급 출력전류와 100ns급 전류 상승/하강 특성을 충족시키도록 설계되었다. 본 연구는 펄스 전류형 전력 변환회로를 제안함으로써 전압형 전력 변환장치에 비해 전압 스파이크 및 전압 파형 왜곡을 줄여 보다 정확한 출력 전압을 발생시킴으로써 용량성 결합 플라즈마 시스템의 안정도 및 정밀도를 향상시킬 수 있다.

• Journal of the Semiconductor & Display Technology
• /
• v.21 no.2
• /
• pp.95-100
• /
• 2022

In this paper, a power loss analysis technique of a high-frequency transformer of a bidirectional DAB (Dual Active Bridge) converter is reported. To miniaturize the transformer of the dual active bridge converter, a resonant inductor was designed with an air gap included low-coupled rate state core to combine leakage inductor with the resonant inductor which is required for soft-switching. In this paper, leakage inductance and magnetizing inductance, core material, type of winding and winding method are included in the dual active bridge transformer loss analysis process to enable optimal design at the initial design stage. Transformer loss analysis for dual active bridge with a switching frequency of 200 kHz and maximum output of 5 kW was executed, and elements necessary for design based on the number of turns on the primary side were graphed while maintaining the transformer turns ratio and window area. In particular, it was possible to determine the optimal number of turns and thickness of the transformer, and ultimately, the total loss of the transformer could be estimated.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.37 no.8
• /
• pp.24-32
• /
• 2000

In this paper, we have designed and fabricated a new type power divider to be efficient to a size and electrical performance by folding each quarter-wavelength 70.7 Ω section into a tightly-coupled "meander-line" and inserting a slit. In this type, because of coupling, the electrical phase of quarter -wavelength line and the performance change. For this reason, with the inductive slit and the tuning of quarter-wavelength line length, we have compensated for those. The inductance value of the inserted slit is decided by its width and depth, therefore, we could improve the electrical performance through optimization of inductance. Input and output return losses of the designed power divider were -34.2 dB, -34.3 dB respectively, and isolation was -36.7 dB at 1.75 GHz. Besides, a new design approach reduced occupied substrate area by 3:1 approximately.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.13 no.9
• /
• pp.907-915
• /
• 2002

In this paper, a compact digital phase shifter to be used an active phased array antenna system for satellite communications was proposed. The even and odd mode analysis for a given reflection-type phase shifter, which uses a folded hybrid coupler as a base element, was performed and the design parameters were derived. Also, to verify experimentally the electrical performances of the proposed structure, X-band 4-bit digital phase shifter was designed and fabricated using Teflon soft substrate $({\varepsilon}_r; =\;2.17)$. Its circuit size was less than 3.5 cm $\times$ 3.0 cm, and it exhibited at least 50 % size reduction as compared with the conventional unfolded configuration. The experimental results of the fabricated phase shifter showed that the average insertion loss and insertion loss variation were less than 3.5 dB, $\pm$ 0.6 dB within the operating band, 7.9 ~ 8.4 GHz, respectively. And, input and output return loss were more than 10 dB, respectively. Also, the phase response of the phase shifter showed 4-bit operation with $\pm$3$^{\circ}$ rms phase error.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.21 no.1
• /
• pp.8-13
• /
• 2010

In this paper, a new hairpin type strip-line BPF(Band Pass Filter) improving the suppression performance of unwanted frequency signal is studied. A modified hairpin filter is designed by classical hairpin filter design methodology and is realized by newly placing structure of designed filter. And a newly formed coupled-line effects between modified bilateral symmetry structures make the transmission zeros. Each transmission zeros can shift its frequency to wanted frequency by tuning a certain part of filter. To investigate the validity of this novel technique, an order-5 Chebyshev BPF centered at 9.2 GHz with a 15 % FBW(fractional bandwidth) were used. According to design and measurement results, a good performance of insertion loss of 0.8 dB and unwanted signal suppression of maximum 50 dB is achieved at full input/output ports.