• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.31A no.10
• /
• pp.132-140
• /
• 1994

In this paper, we consider the area-minimal implementation of the instruction decoder for microprogrammed processors such as modern CISC-type microprocessor. We formulate it as a constrained output encoding problem and, based on simulated annealing algorithm, propose efficient heuristic solution methods both for PLA and multi-level implementation of the decoder. Experimental results on various examples show that our methods produce, on the average, 10~40% reduction of the number of product terms for the PLA implementations and 9.8~34.4% reduction of the number of literal for the multi-level implementations compared to the results of random encoding method.

• Proceedings of the KIPE Conference
• /
• 1999.07a
• /
• pp.22-25
• /
• 1999

A brushless DC motor has the high quality of torque output and silence, has been more widely used in industrial area. As the driver and controller of BLDC motor have been more complicated and precise, simulation method has been much used in motor design. And the output characteristics of BLDC motor is determined by the waveform of BACK-KMF in instinct. But because the conventional model of BLDC motor is obtained by approximation of real nonlinear waveform to ideal trapezoidal waveform, the error is occurred in simulation result. Thus in this paper, for the correction of this error in simulation, the model of real nonlinear waveform considered is proposed, and the simulation result is obtained in case of three-phase, four-poles Y-connected, surface mounted permanent magnet BLDC motor.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2000.05b
• /
• pp.233-236
• /
• 2000

Polycrystalline Silicon Thin Film Transistors(Poly-Si TFT's), fabricated at temperature lower than $600^{\circ}C$ are now largely used in many applications, particularly in large area electrons. In this work, electrical stress effects on Poly-Si TFT's fabricated by Solid Phase Crystal(SPC) was investigated by measuring electric properities such as transfer and output characteristics, and channel conductance. Consequently, It is turned out that it should be noted the output characteristics, drain current and channel conductance, strongly degrade around origin.

• ETRI Journal
• /
• v.29 no.4
• /
• pp.463-469
• /
• 2007

A phase-locked loop (PLL) is described which is operable from 0.4 GHz to 1.2 GHz. The PLL has basically the same architecture as the conventional analog PLL except the locking information is stored as digital code. An analog-to-digital converter is embedded in the PLL, converting the analog loop filter output to digital code. Because the locking information is stored as digital code, the PLL can be turned off during power-down mode while avoiding long wake-up time. The PLL implemented in a 0.18 ${\mu}m$ CMOS process occupies 0.35 $mm^2$ active area. From a 1.8 V supply, it consumes 59 mW and 984 ${\mu}W$ during the normal and power-down modes, respectively. The measured rms jitter of the output clock is 16.8 ps at 1.2 GHz.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 1997.10a
• /
• pp.257-260
• /
• 1997

Bluetooth is the most promising network paradigm which ca open the new area in the information technology. Especially, bluetooth can link all the electrical products and PCs(Personal Computer) to cellular phone or PDA. In this paper, the data from ECU which are gathered by scanner are communicated between tow PCs using the bluethooth modules. The acquired data are ECU's self diagnosis signal and sensor output signal. Self diagnosis signals are very important to check the ECU's state and sensor output signals. Using these data, the possibility of wireless communication with ECU is developed and verified. Protocol stack of bluetooth is L2CAP through HCI and wireless communication software of ECU's signal is developed using VC++ in Windows 98 environment.

• Journal of the Korean Society for Precision Engineering
• /
• v.22 no.8 s.173
• /
• pp.118-127
• /
• 2005

A spatial 3 degrees-of-freedom mechanism employing Stewart Platform structure is proposed: the mechanism maintains the 3- RRPS structure of Stewart Platform but has an additional passive PRR serial sub-chain at the center area of the mechanism in order to constrain the output motion of the mechanism within the output motion space of the added PRR serial subchain. The forward and reverse position analyses of the mechanism are performed. Then the mechanism having both the forward and the reverse closed-form solutions is suggested and its closed form solutions are derived. It is confirmed, through the kinematic analysis of those two proposed mechanisms via kinematic isotropic index, that both the proposed mechanisms have fairly good kinematic characteristics compared to the existing spatial 3-DOF mechanisms in literature.

• Proceedings of the KSME Conference
• /
• 2001.11b
• /
• pp.505-510
• /
• 2001

Advanced Pressurized Reactor 1400(APR1400), which is a standard evolutionary advanced light water reactor(ALWR), has been developed from 1992 as one of long-term Government Project(G-7). The APR-1400 is designed to operate at the rated output of 4000MWt to produce an electric power output of around 1450MWe. Due to the increased electric power, In Nuclear Power plant huge quantities of heat are generated in the thermo-dynamic process used for producing electrical energy. So, There is considerationly additional cooling, Heat transfer area and increased cooling water of Heat Exchanger which take care of the different smaller cooling duties within the nuclear power plant. We review applying to PRE instead of Shell-and-Tube Heat exchanger. In this paper, we describe the major design features of PRE, Comparison between a PHE and a Shell-and-Tube Heat Exchanger, and then Applicability of Plate Heat Exchanger in Nuclear Power Plant Component Cooling water systems.

• Journal of the Korean Operations Research and Management Science Society
• /
• v.37 no.4
• /
• pp.37-50
• /
• 2012

The existing DEA models have been devoted to evaluate relative efficiency of DMUs based on multiple input and output factors of a same period. However, a certain kind of lead time can be required to produce outputs using inputs in an organization. R&D evaluation is a typical area with this kinds of time lag. Thus, the purpose of this paper is to develop a new DEA model to deal with time lag effect in performance evaluation. The proposed model is to find relative efficiency of each DMU for each period considering the time lag effect. A case example using a real data set is also given to show the usage or implication of the suggested model. The results are compared with the ones of the CCR model and the multi-periods input model.

• Proceedings of the KOSOMBE Conference
• /
• v.1989 no.05
• /
• pp.71-73
• /
• 1989

The origins of the motion artifact resulting from exercise in impedance cardiography wore explained and the ensemble average technique was applied to reduce the motion artifact enabling the measurement of cardiac output during exercise. Algorithm for ensemble average was developed and applied to the actual impedance signals. It was found that the minimum number of sampling was 20, and sampling frequency was 500Hz. Using the ensemble average technique it was possible to measure cardiac output continuously during the treadmill exercise. Therefore it is hoped that this study may contribute in the area of exercise physiology and sport medicine.

• Proceedings of the KOSOMBE Conference
• /
• v.1998 no.11
• /
• pp.209-210
• /
• 1998

Noise characteristics of preamplifier, the most essential part of on-chip signal processing circuitry for the active semiconductor neural probe, is the important factor determining the overall signal-to-noise-ratio (SNR). We present a systematic design method for the optimization of SNR, based on the spectral characteristics of the electrode, circuit noise and extracelluar action potential. Analytical expression is derived to calculate total output noise power. Output SNR of 2-stage CMOS preamplifier is tailored to meet the given specification while the layout area is minimized.