• 제목/요약/키워드: Organic pentacene

검색결과 214건 처리시간 0.03초

유기박막트랜지스터 적용을 위한 Soluble Pentacene 박막의 특성연구 (A Study of Soluble Pentacene Thin Film for Organic Thin Film Transistor)

  • 공수철;임현승;신익섭;박형호;전형탁;장영철;장호정
    • 마이크로전자및패키징학회지
    • /
    • 제14권3호
    • /
    • pp.1-6
    • /
    • 2007
  • 본 연구에서는 유기박막트랜지스터(OTFT, Organic Thin film Transistor)에 응용을 위해 용액(soluble) 공정을 통하여 제작된 pentacene 박막의 특성을 분석하여 pentacene 박막의 OTFT 소자에 적용 가능성을 조사하였다. Pentacene을 용해시키기 위해 toluene과 chloroform의 두 종류의 용제를 사용하였으며, 이들 용제가 pentacene 박막의 특성에 미치는 영향을 연구하였다. Pentacene 용액은 ITO/Glass 기판위에 spin-coating 법으로 유기 반도체 박막을 제작하여 각 박막의 표면형상, 결정화 특성과 전기적 특성을 조사하였다. AFM을 이용한 표면 형상 관찰 결과 chloroform을 이용한 pentacene 박막이 toluene을 이용한 박막에 비하여 표면 거칠기가 개선되는 경향을 보여주었다. XRD 회절 분석 결과 모든 pentacene 박막 시료에서 결정화가 되지 않은 비정질 형태를 보여주었다. Hall effect measurement 분석 결과 chloroform 용제를 이용한 pentacene 박막이 toluene용제를 사용한 시료에 비해 보다 우수한 전기적 특성을 나타내었다. 즉, chloroform에 용해된 pentacene 박막의 경우 전하농도와 이동도는 $-3.225{\times}10^{14}\;cm^{-3}$$3.5{\times}10^{-1}\;cm^2\;V^{-1}{\cdot}S^{-1}$를 각각 나타내었다. 또한 비저항은 약 $2.5{\times}10^2\;{\Omega}{\cdot}cm$를 얻었다.

  • PDF

PVA 배열층을 이용한 펜타신 유기 박막 트랜지스터의 전기적 특성 (An Electrical Characteristics on the Pentacene-Based Organic Thin-Film Transistors using PVA Alignment Layer)

  • 전현성;오환술
    • 한국전기전자재료학회논문지
    • /
    • 제23권3호
    • /
    • pp.177-182
    • /
    • 2010
  • The pentacene-based organic thin film transistors(OTFTs) using polyvinylalcohol(PVA) alignment layer were fabricated on the $SiO_2$ evaporated to n-type (111) Si substrates. The pentacene film was deposited by thermally evaporated at $10^{-7}$ torr. X-ray diffraction (XRD) and atomic force microscope(AFM) measurement showed pentacene film which deposited on rubbed PVA layers were partially crystallized at (001) plane. The pentacene OTFTs with PVA layers rubbed perpendicular to the direction of current flow was shown to align better orientation than parallel rubbed case and thus to enhance the mobility and saturation current by a factor of 2.3 respectively. We obtained mobility by 0.026 $cm^2$/Vs and on-off current ratio by ${\sim}10^8$.

Polymer Gate Insulators에 따른 Pentacene Organic Thin-Film Transistors의 특성 분석 (Characteristics of Pentacene Organic Thin-Film Transistors with Different Polymer Gate Insulators)

  • 김정민;허현정;윤정흠;김재완;최영진;강치중;전동렬;김용상
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2006년도 제37회 하계학술대회 논문집 C
    • /
    • pp.1434-1435
    • /
    • 2006
  • 본 연구에서는 polymer gate insulators에 따른 pentacene 유기 박막 트랜지스터 (Organic Thin-Film Transistors)의 전기적 특성을 atom force microscope (AFM), x-ray diffraction (XRD) 그리고 I-V 측정을 이용하여 분석하였다. Pentacene 박막 트랜지스터의 전기적 특성은 pentacene의 증착 조건뿐만 아니라 polymer gate insulator에 따라 크게 영향을 받는다. 따라서 다양한 polymer 기판 위에 온도, 두께 그리고 증착 속도에 따라 pentacene을 증착 하였다. 그리고 증착된 pentacne을 AFM, XRD를 이용하여 pentacene의 구조, 결정화 그리고 grain 크기 등을 분석하였다. 또한 inverted stagger며 구조의 pentacene 박막 트랜지스터 소자를 제작하고 I-V 측정하여 그 결과를 분석하였다.

  • PDF

Organic Thin Film-Transistor using Pentacene

  • Kim, Seong-Hyun;Hwang, Do-Hoon;Park, Heuk;Chu, Hye-Young;Lee, Jeong-Ik;Do, Lee-Mi;Zyung, Tae-Hyoung
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 한국정보디스플레이학회 2000년도 제1회 학술대회 논문집
    • /
    • pp.215-216
    • /
    • 2000
  • We fabricated the thin-film transistors using organic semiconductor, pentacene, on $SiN_x$, gate insulator. X-ray diffraction experiments were performed for the sample after heat-treatments at higher temperatures. We confirmed that we obtained "thin-film phase" from the condition used here. From the electrical measurements, we also confirmed that no charges are accumulated at the interface between organic and insulating layer, and FET characteristics of the organic FET using pentacene was discussed.

  • PDF

Organic Vapor Phase Deposition 방식을 이용한 펜타센 유기박막트랜지스터의 제작 (Fabrication of Pentacene Thin Film Transistors by using Organic Vapor Phase Deposition System)

  • 정보철;송정근
    • 한국전기전자재료학회논문지
    • /
    • 제19권6호
    • /
    • pp.512-518
    • /
    • 2006
  • In this paper, we investigated the deposition of pentacene thin film on a large area substrate by Organic Vapor Phase Deposition(OVPD) and applied it to fabrication of Organic Thin Film Transistor(OTFT). We extracted the optimum deposition conditions such as evaporation temperature of $260^{\circ}C$, carrier gas flow rate of 10 sccm and chamber vacuum pressure of 0.1 torr. We fabricated 72 OTFTs on the 4 inch size Si Wafer, Which produced the average mobility of $0.1{\pm}0.021cm^2/V{\cdot}s$, average subthreshold slope of 1.04 dec/V, average threshold voltage of -6.55 V, and off-state current is $0.973pA/{\mu}m$. The overall performance of pentacene TFTs over 4 ' wafer exhibited the uniformity with the variation less than 20 %. This proves that OVPD is a suitable methode for the deposition of organic thin film over a large area substrate.

Pentacene 박막의 전기적 특성에 관한 연구 (Electrical characteristics of Pentacene thin film)

  • 김대엽;강도열;최종선;김영관;신동명;최돈수
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1999년도 하계학술대회 논문집 D
    • /
    • pp.1950-1952
    • /
    • 1999
  • Pentacene thin films are a component for active layer of Organic thin film transistors. Pentacene film was deposited by Organic Molecular Beam Deposition(OMBD) and electrodes were deposoted by vacuum evaporation. Electrical characterization of Pentacene films were measured by two probe methods, as the results. The Au/Pentacene/Al contact is Ohimic contact. Band diagram of pentacene films were measured by UV-spectrum and Cyclic-Voltammetry method.

  • PDF

유기물 Pentacene 박막과 금속 계면에서의 Space Charge 연구 (A Study on Space Charge of Organic Pentacene/metal Interface)

  • 윤영운;;이후능;김송희;이기진
    • 한국전기전자재료학회논문지
    • /
    • 제20권1호
    • /
    • pp.41-46
    • /
    • 2007
  • Surface potential properties at the interface of pentacene thin films on gold (Au) and aluminum (Al) surfaces were investigated by using a near-field scanning microwave microprobe (NSMM). The surface potential formed across the pentacene film was observed by measuring the microwave reflection coefficient $S_{11}$ and compared with the result of a Kelvin-probe method. The obtained reflection coefficient ${\Delta}S_{11}$ of the pentacene thin films on Al was decreased as the pentacene film thickness increased due to the increased accumulation of negative space charges, while for Au ${\Delta}S_{11}$ was essentially constant.

Morphology control of inkjet-printed small-molecule organic thin-film transistors with bank structures

  • Kim, Yong-Hoon;Park, Sung-Kyu
    • Journal of Information Display
    • /
    • 제12권4호
    • /
    • pp.199-203
    • /
    • 2011
  • Reported herein is the film morphology control of inkjet-printed 6,13-bis(triisopropylsilylethynyl) pentacene (TIPS-pentacene) organic thin-film transistors for the improvement of their performance and of the device-to-device uniformity. The morphology of the inkjetted TIPS-pentacene films was significantly influenced by the bank geometry such as the bank shapes and confinement area for the channel region. A specific confinement size led to the formation of uniform TIPS-pentacene channel layers and better electrical properties, which suggests that the ink volume and the solid concentration of the organic-semiconductor solutions should be considered in designing the bank geometry.

The Effect of Thermal Annealing Process on Fermi-level Pinning Phenomenon in Metal-Pentacene Junctions

  • Cho, Hang-Il;Park, Jin-Hong
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2016년도 제50회 동계 정기학술대회 초록집
    • /
    • pp.290.2-290.2
    • /
    • 2016
  • Recently, organic thin-film transistors have been widely researched for organic light-emitting diode panels, memory devices, logic circuits for flexible display because of its virtue of mechanical flexibility, low fabrication cost, low process temperature, and large area production. In order to achieve high performance OTFTs, increase in accumulation carrier mobility is a critical factor. Post-fabrication thermal annealing process has been known as one of the methods to achieve this by improving the crystal quality of organic semiconductor materials In this paper, we researched the properties of pentacene films with X-Ray Diffraction (XRD) and Atomic Force Microscope (AFM) analyses as different annealing temperature in N2 ambient. Electrical characterization of the pentacene based thin film transistor was also conducted by transfer length method (TLM) with different annealing temperature in Al- and Ti-pentacene junctions to confirm the Fermi level pinning phenomenon. For Al- and Ti-pentacene junctions, is was found that as the surface quality of the pentacene films changed as annealing temperature increased, the hole-barrier height (h-BH) that were controlled by Fermi level pinning were effectively reduced.

  • PDF