• Proceedings of the IEEK Conference
• /
• 2000.07a
• /
• pp.195-198
• /
• 2000

It is possible to perform the digital fuzzy logical high-speed and high-precision computation by the use of redundantly-represented binary positive-digit number arithmetic operation. In this paper, as basic operation circuits in the fuzzy logic new voltage-mode 4-valued binary parallel processing operation circuits using positive redundantly-expressed binary-coded numbers is discussed.

• Journal of Power Electronics
• /
• v.15 no.3
• /
• pp.741-752
• /
• 2015

This study proposes a new solution for the parallel operation of microgrid inverters in terms of circuit topology and control structure. A combined three-phase four-wire inverter composed of three single-phase full-bridge circuits is adopted. Moreover, the control structure is based on adaptive three-order sliding-mode control and wireless load-sharing control. The significant contributions are as follows. 1) Adaptive sliding-mode control performance in inner voltage loop can effectively reject both voltage and load disturbances. 2) Virtual resistive-output-impedance loop is applied in intermediate loop to achieve excellent power-sharing accuracy, and load power can be shared proportionally to the power rating of the inverter when loads are unbalanced or nonlinear. 3) Transient droop terms are added to the conventional power outer loop to improve dynamic response and disturbance rejection performance. Finally, theoretical analysis and test results are presented to validate the effectiveness of the proposed control scheme.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.44 no.12
• /
• pp.25-30
• /
• 2007

In this paper, we proposed a new burst-mode optical transmitter structure which is suitable for high data rate operation such as Gb/s operation. With this structure we made a 1.25Gb/s burst-mode optical transmitter including a digitally controlled APC circuit for EPON systems using commercial 0.8m BiCMOS technology. It well functioned at 1.25Gb/s and showed good eye patterns with 53.3ps jitter, 191ps rise time and 258ps fall time. To characterize the APC function we measured optical output power as increasing external voltage VREF. The optical power is linearlyproportional to VREF at the rate of 0.293mW/V.

• Proceedings of the KIPE Conference
• /
• 2011.07a
• /
• pp.429-430
• /
• 2011

This paper presents a simple and cost-effective stand-alone rapid battery charging system of 30kW for electric vehicles. The proposed system mainly consists of active front-end rectifier of neutral point clamped 3-level type and non-isolated bi-directional dc-dc converter of multi-phase interleaved half-bridge topology with coupled inductors. The charging system is designed to operate for both lithium-polymer and lithium-ion batteries. The complete charging sequence is made up of three sub-interval operating modes; pre-charging mode, constant-current mode, and constant-voltage mode. The pre-charging mode employs the staircase shaped current profile to accomplish shorter charging time while maintaining the reliable operation of the battery. The proposed system is able to reach the full-charge state within less than 16min for the battery capacity of 8kWh by supplying the charging current of 67A. The optimal discharging algorithm for Vehicle to the Grid (V2G) operation has been adopted to maintain the discharging current of 1C. Owing to the simple and compact power conversion scheme, the proposed solution has superior module-friendly mechanical structure which is absolutely required to realize flexible power expansion capability in a very high-current rapid charging system.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.38 no.2
• /
• pp.87-94
• /
• 2001

A soft error rate for DRAM was predicted in connection with the leakage current in cell capacitor. The charge in cell capacitor was decreased during the DRAM operation, and soft error retes due to the leakage current were calculated in various operation mode of DRAM. It was found that the soft error rate of the /bit mode was dominant with small leakage current, but as increasing the leakage current memory mode shown the dominant effect on soft error rate. Using the 256M grade DRAM structure it was predicted that the soft error rate was influenced by the change of the cell capacitance, bit line capacitance, and the input voltage sensitivity of sense amplifier, and these results can be used to the design of the optimum cells in the next generation DRAM development.

• Journal of Power Electronics
• /
• v.10 no.2
• /
• pp.115-124
• /
• 2010

In this paper, a simple yet efficient auto mode-hop ripple control structure for buck converters with light load operation enhancement is proposed. The converter, which operates under a wide range of input and output voltages, makes use of a state-dependent hysteretic comparator. Depending on the output current, the converter automatically changes the operating mode. This improves the efficiency and reduces the output voltage ripple for a wide range of output currents for given input and output voltages. The sensitivity of the output voltage to the circuit elements is less than 14%, which is seven times lower than that for conventional converters. To assess the efficiency of the proposed converter, it is designed and implemented with commercially available components. The converter provides an output voltage in the range of 0.9V to 31V for load currents of up to 3A when the input voltage is in the range of 5V to 32V. Analytical design expressions which model the operation of the converter are also presented. This circuit can be implemented easily in a single chip with an external inductor and capacitor for both fixed and variable output voltage applications.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.64 no.12
• /
• pp.1709-1717
• /
• 2015

In remote islands PV (Photo Voltaic) panel with BESS (Battery Energy Storage System) supplies electric power to the customers in parallel operation with EG (Engine Generator) to save fuel consumption and to mitigate environmental load. BESS operates in voltage control mode when it supplies power to the load alone, while it operates in current control mode when it supplies power to the load in parallel with EG. This paper proposes a smooth mode change scheme from current control to voltage control of BESS by adding proper initial value to the integral part of voltage control, and a smooth mode change scheme from voltage control to current control by tracking the EG output voltage to the BESS output voltage using PLL (Phase-Locked Loop). The feasibility of proposed schemes was verified through computer simulations with PSCAD/EMTDC, and the feasibility of actual hardware system was verified by experiments with scaled prototype. It was confirmed that the proposed schemes offer a seamless operation in the stand-alone power system in remote islands.

• Journal of Power Electronics
• /
• v.17 no.3
• /
• pp.744-755
• /
• 2017

With the high penetration of various sustainable energy sources, the control and protection of Microgrids has become a challenging problem considering the inherent current limitation feature of inverter-based Distributed Generators (DGs) and the bidirectional power flow in Microgrids. In this paper, a hybrid control and protection scheme is proposed, which combines the traditional inverse-time overcurrent protection with the biased differential protection for different feeders with different kinds of loads. It naturally accommodates various control strategies such as P-Q control and V-f control. The parameter settings of the protection scheme are analyzed and calculated through a fast Fourier transform algorithm, and the stability of the control strategy is discussed by building a small signal model in MATLAB. Different operation modes such as the grid-connected mode, the islanding mode, and the transitions between these two modes are ensured. A Microgrid model is established in PSCAD and the analysis results show that a Microgrid system can be effectively protected against different faults such as the single phase to ground and the three phase faults in both the grid-connected and islanded operation modes.

• Proceedings of the Korean Society of Propulsion Engineers Conference
• /
• 2008.03a
• /
• pp.460-468
• /
• 2008

Recent activities on the scramjet and rocket-ramjet combined-cycle engine of Japan Aerospace Exploration Agency(JAXA) are herein presented. The scramjet engines and combined-cycle engines have been studied in the world and JAXA has also studied such the engines experimentally, numerically and conceptually. Based on the studies, 2 to 3 m long, hydrogen-fueled engine models were designed and tested at the Ramjet Engine Test Facility(RJTF) and the High Enthalpy Shock Tunnel(HIEST). A scramjet engine model was tested in Mach 10 to 14 flight condition at HIEST. A 3 m long scramjet engine model was designed to reduce a dissociation energy loss in a high temperature condition. Drag reduction by a tangential injection and two ways of a transverse fuel injection were examined. Combustor model tests at three operating modes of the combined-cycle engine were conducted, demonstrating the combustor operation and producing data for the engine design at each mode. Aerodynamic engine model tests were conducted in a transonic wind tunnel, demonstrating the engine operation in the ejector-jet mode. A 3 m long combined-cycle engine model has been tested in the ejector-jet mode and the ramjet mode since March 2007. Carbon composite material was examined for application to the engines. Production of the cooling channel on a nickel alloy plate succeeded by the electro-chemical etching.

• Proceedings of the KIEE Conference
• /
• 1991.11a
• /
• pp.210-213
• /
• 1991

The clamp mode Zero-Volatge-Switched Multi-Resonant-Converter(ZVS-MRC) is proposed. In the converter, the performance of the conventional ZVS-MRC is improved by clamping the drain-to-source voltage of the power switch using a soft switching nondissipative active clamp network. The analysis for each stage of the converter operation modes is presented and is verified by experiments.