• Title/Summary/Keyword: Operation Processor

Search Result 614, Processing Time 0.03 seconds

Real-time implementation of the 2.4kbps EHSX Speech Coder Using a $TMS320C6701^TM$ DSPCore ($TMS320C6701^TM$을 이용한 2.4kbps EHSX 음성 부호화기의 실시간 구현)

  • 양용호;이인성;권오주
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.29 no.7C
    • /
    • pp.962-970
    • /
    • 2004
  • This paper presents an efficient implementation of the 2.4 kbps EHSX(Enhanced Harmonic Stochastic Excitation) speech coder on a TMS320C6701$^{TM}$ floating-point digital signal processor. The EHSX speech codec is based on a harmonic and CELP(Code Excited Linear Prediction) modeling of the excitation signal respectively according to the frame characteristic such as a voiced speech and an unvoiced speech. In this paper, we represent the optimization methods to reduce the complexity for real-time implementation. The complexity in the filtering of a CELP algorithm that is the main part for the EHSX algorithm complexity can be reduced by converting program using floating-point variable to program using fixed-point variable. We also present the efficient optimization methods including the code allocation considering a DSP architecture and the low complexity algorithm of harmonic/pitch search in encoder part. Finally, we obtained the subjective quality of MOS 3.28 from speech quality test using the PESQ(perceptual evaluation of speech quality), ITU-T Recommendation P.862 and could get a goal of realtime operation of the EHSX codec.c.

The Design of MPI Hardware Unit for Enhanced Broadcast Communication (효율적인 브로드캐스트 통신을 지원하는 MPI 하드웨어 유닛 설계)

  • Yun, Hee-Jun;Chung, Won-Young;Lee, Yong-Surk
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.36 no.11B
    • /
    • pp.1329-1338
    • /
    • 2011
  • This paper proposes an algorithm and hardware architecture for a broadcast communication which has the worst bottleneck among multiprocessor using distributed memory architectures. In conventional systems, collective communication is converted into point-to-point communications by MPI library cell without considering the state of communication port of each processing node which represents the processing node is in busy state or free state. If conflicting point-to-point communication occurs during broadcast communication, the transmitting speed for broadcast communication is decreased. Thus, this paper proposed an algorithm which determines the order of point-to-point communications for broadcast communication according to the state of each processing node. According to the state of each processing node, the proposed algorithm decreases total broadcast communication time by transmitting message preferentially to the processing node with communication port in free state. The proposed MPI unit for broadcast communication is evaluated by modeling it with systemC. In addition, it achieved a highly improved performance for broadcast communication up to 78% with 16 nodes. This result shows the proposed algorithm is useful to improving total performance of MPSoC.

The Signal-to-Noise Ratio Enhancement of the Satellite Electro-Optical Imager using Noise Analysis Methods (영상센서신호의 잡음분석을 이용한 위성용 전자광학탑재체의 신호대잡음비 개선 방법)

  • Park, Jong-Euk;Lee, Kijun
    • Korean Journal of Remote Sensing
    • /
    • v.33 no.2
    • /
    • pp.159-169
    • /
    • 2017
  • The Satellite Electro-Optic Payload System needsspecial requirements with the conditions of limited power consumption and the space environment of solar radiation. The acquired image quality should be mainly depend on the GSD (Ground Sampled Distance), SNR (Signal to Noise Ratio), and MTF (Modulation Transfer Function). On the well-manufactured sensor level, the thermal noise is removed on ASP (Analog Signal Processing) using the CDS (Corrective Double Sampling); the noise signal from the image sensor can be reduced from the offset signals based on the pre-pixels and the dark-pixels. The non-uniformity shall be corrected with gain, offset, and correction parameter of the image sensor pixel characteristic on the sensor control system. This paper describes the SNR enhancement method of the satellite EOS payload using the mentioned noise remove processes on the system design and operation, which is verified by tests and simulations.

A Self-healing Space-Division Switch for a 2-Fiber Bidirectional Line Switched Ring (2-선 양방향 선로 스위칭 링을 위한 자기치유 공간분할 스위치 소자)

  • 이상훈;김성진
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.26 no.12C
    • /
    • pp.240-248
    • /
    • 2001
  • This paper describes the design of a space-division switch which can support a self-healing operation of 2-fiber bidirectional line switched ring in 2.5Gb/s SDH-based transmission system. The switch having a 1.25Gb/s throughput has been designed and implemented with COMPASS tool and 0.87$\mu\textrm{m}$ CMOS gate-array. The proposed switch is suitable for the quickly self-healing operations when a failure occurs in a 2-fiber bidirectional switched ring composed of ADM transmission systems. The switch is composed of an add/drop control part, a cross-point switch, a frame-phase aligner, processor interface and an unequipped data framer. The test results of the switch adapted to 2.SGb/s SDH-based transmission system, show immediate restoration when a failure occurs.

  • PDF

Development of a constant pressure feed system using a constant pressure proportional control mode (정압비례제어방식을 적용한 정압급수장치의 개발)

  • 김주명;김광열;이건기
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.7 no.5
    • /
    • pp.1026-1031
    • /
    • 2003
  • Automatic feed pumps are operated and stopped by a pressure switch. Thus, because of repeated operations and stops of the pumps according to fluctuations of water volume, operation with constant rate and pressure is impossible. Moreover, because of repeated running of the pump, keeping up of constant pressure is impossible and damage and energy loss are weak points of the pimps. To make up for defects of an automatic feed pump, this paper designed and made a static pressure feed system which was composed of a feed water control valve, a flow sensor and a control system. The valve device plays an important part in reducing load of pumps by constant water supply regardless of outflow of water. Outflow of water is determined by infrared diode of the flow sensor. The control system is made of a 8 bit micro-processor and the pump was controled by a specific control algorithm. With the constant pressure feed system, discharge pressure was kept at fixed pressure, accurate operations and stops were smoothly accomplished and the pump was operated with constant pressure. Thus, the constant pressure feed system can be considered as an advanced system which made up for the weak points in the current automatic feed systems.

The Implementation of Fault Tolerance Service for QoS in Grid Computing (그리드 컴퓨팅에서 서비스 품질을 위한 결함 포용 서비스의 구현)

  • Lee, Hwa- Min
    • The Journal of Korean Association of Computer Education
    • /
    • v.11 no.3
    • /
    • pp.81-89
    • /
    • 2008
  • The failure occurrence of resources in the grid computing is higher than in a tradition parallel computing. Since the failure of resources affects job execution fatally, fault tolerance service is essential in computational grids. And grid services are often expected to meet some minimum levels of quality of service (QoS) for desirable operation. However Globus toolkit does not provide fault tolerance service that supports fault detection service and management service and satisfies QoS requirement. Thus this paper proposes fault tolerance service to satisfy QoS requirement in computational grids. In order to provide fault tolerance service and satisfy QoS requirements, we expand the definition of failure, such as process failure, processor failure, and network failure. And we propose resource scheduling service, fault detection service and fault management service and show implement and experiment results.

  • PDF

Parallel Genetic Algorithm-Tabu Search Using PC Cluster System for Optimal Reconfiguration of Distribution Systems (배전계통 최적 재구성 문제에 PC 클러스터 시스템을 이용한 병렬 유전 알고리즘-타부 탐색법 구현)

  • Mun Kyeong-Jun;Song Myoung-Kee;Kim Hyung-Su;Kim Chul-Hong;Park June Ho;Lee Hwa-Seok
    • The Transactions of the Korean Institute of Electrical Engineers A
    • /
    • v.53 no.10
    • /
    • pp.556-564
    • /
    • 2004
  • This paper presents an application of parallel Genetic Algorithm-Tabu Search(GA-TS) algorithm to search an optimal solution of a reconfiguration in distribution system. The aim of the reconfiguration of distribution systems is to determine switch position to be opened for loss minimization in the radial distribution systems, which is a discrete optimization problem. This problem has many constraints and very difficult to solve the optimal switch position because it has many local minima. This paper develops parallel GA-TS algorithm for reconfiguration of distribution systems. In parallel GA-TS, GA operators are executed for each processor. To prevent solution of low fitness from appearing in the next generation, strings below the average fitness are saved in the tabu list. If best fitness of the GA is not changed for several generations, TS operators are executed for the upper 10% of the population to enhance the local searching capabilities. With migration operation, best string of each node is transferred to the neighboring node aster predetermined iterations are executed. For parallel computing, we developed a PC-cluster system consisting of 8 PCs. Each PC employs the 2 GHz Pentium Ⅳ CPU and is connected with others through ethernet switch based fast ethernet. To show the usefulness of the proposed method, developed algorithm has been tested and compared on a distribution systems in the reference paper. From the simulation results, we can find that the proposed algorithm is efficient and robust for the reconfiguration of distribution system in terms of the solution qualify. speedup. efficiency and computation time.

Research of High Efficiency Integrated Reforming System Using Separated Reforming System (분리형 개질기를 이용한 고효율 일체형 개질기 개발에 관한 연구)

  • PARK, SANG-HYOUN;KIM, CHUL-MIN;SON, SUNG-HYO;JANG, SE-JIN;KIM, JAE-DONG;BANG, WAN-KEUN;LEE, SANG-YONG
    • Transactions of the Korean hydrogen and new energy society
    • /
    • v.29 no.1
    • /
    • pp.11-18
    • /
    • 2018
  • A high efficiency integrated reforming system for improving the efficiency of the 5 kW PEMFC system used as the back up power of building was studied. The separated reforming system consisted of three parts - A steam reformer with two stage concentric circular shape, a heat exchanger type steam generator and a CO shift reactor. Temperature and steam carbon ratio (SCR) were control variables during operation. The operating conditions were optimized based on the thermal efficiency of the steam reformer as reformate gas composition changes at different temperature. In experiments, water was fully vaporized in the steam generator up to SCR 3.5 and the maximum thermal efficiency was achieved at the operating temperature around $700^{\circ}C$ in the steam reforming reactor. With the results of the separated reforming system research, we improved the shape of high efficiency integrated reformer. The performance evaluation of the integrated reformer was based on optimized operating conditions in SCR 3.5. As a result, the developed integrated reforming system maintained an efficiency of 76% and constant performance over 3,000 hours.

FPGA Modem Platform Design for eHSPA and Its Regularized Verification Methodology (eHSPA 규격을 만족하는 FPGA모뎀 플랫폼 설계 및 검증기법)

  • Kwon, Hyun-Il;Kim, Kyung-Ho;Lee, Chung-Yong
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.2
    • /
    • pp.24-30
    • /
    • 2009
  • In this paper, the FPGA modem platform complying with 3GPP Release 7 eHSPA specifications and its regularized verification flow are proposed. The FFGA platform consists of modem board supporting physical layer requirements, MCU and DSP core embedded control board to drive the modem board, and peripheral boards for RF interfacing and various equipment interfaces. On the other hand, the proposed verification flow has been regularized into three categories according to the correlation degrees of hardware-software inter-operation, such as simple function test, scenario test call processing and system-level performance test. When it comes to real implementations, the emulation verification strategy for low power mobile SoC is also introduced.

A Design and Verification of an Efficient Control Unit for Optical Processor (광프로세서를 위한 효율적인 제어회로 설계 및 검증)

  • Lee Won-Joo
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.43 no.4 s.310
    • /
    • pp.23-30
    • /
    • 2006
  • This paper presents design andd verification of a circuit that improves the control-operation problems of Stored Program Optical Computer (SPOC), which is an optical computer using $LiNbO_3$ optical switching element. Since the memory of SPOC takes the Delay Line Memory (DLM) architecture and instructions that are needless of operands should go though memory access stages, SPOC memory have problems; it takes immoderate access time and unnecessary operations are executed in Arithmetic Logical Unit (ALU) because desired operations can't be selectively executed. In this paper, improvement on circuit has been achieved by removing the memory access of instructions that are needless of operands by decoding instructions before locating operand. Unnecessary operations have been reduced by sending operands to some specific operational units, not to all the operational units in ALD. We show that total execution time of a program is minimized by using the Dual Instruction Register(DIR) architecture.