• 한국해양공학회지
• /
• 제2권1호
• /
• pp.46-58
• /
• 1988

The experimental investigations on the motion characteristics of a marine riser both in air and water were performed. The static deflections and natural frequencies of the riser in air including the effect of static offset, were obtained from the experiment. These results were compared with those of theoretical prediction by using a simple asymptotic formula. In order to investigate the nonlinear motion characteristics of the riser subject to nonlinear viscous drag and large displacement, the forced oscillation tests both in air and water were performed. In the forced oscillation tests in air, it was found that the transverse motion due to geometrical nonlinearity grows when the amplitude of in-line oscillation exceeds a certain critical value, say, order of 1-2 diameters. The planar motions of the riser in water due to vortex shedding and the geometrical nonlinearity were described. Some of these results were also compared with those of theoretical analysis, which uses a numerical perturbation technique based on the derived linear asymptotic solutions, and found to be generally in good agreement.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2002년도 ITC-CSCC -3
• /
• pp.1697-1700
• /
• 2002

In this paper, we propose a new frame structure and frame synchronization algorithm for OFDM burst mode transmission. On the contrary to conventional OFDM symbol based methods, the proposed preamble for symbol frame synchronization is designed independently in time domain in arbitrary length and is placed at the beginning of the frame. The proposed frame synchronization algorithm by using the preamble is working independent of frequency offset and robust to serious channel environment.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2007년도 심포지엄 논문집 정보 및 제어부문
• /
• pp.481-482
• /
• 2007

This paper describes the design of a l0-bit 100 KSample/S CMOS A/D Converter for biomedical applications such as pulse oximetry, body weight scale, ECG etc. We adopted an asynchronous architecture in the 10-b DAC design and hence reduces the number of switches by 11 and resistors by 64 compared with the conventional l0-b DAC. We also reduced the power consumption compare with the conventional architecture by 0.4mW. Output offset cancellation technique is applied to the design of comparator. The total power consumption of designed circuit is 190uW at the supply voltage of 1.8V with the 0.18um general CMOS technology.

• ETRI Journal
• /
• 제29권5호
• /
• pp.596-606
• /
• 2007

It is well known that an OFDM receiver is vulnerable to synchronization errors. Despite fine estimations used in the initial acquisition, there are still residual synchronization errors. Though these errors are very small, they severely degrade the bit error rate (BER) performance. In this paper, we propose a residual error elimination scheme for the digital OFDM baseband receiver aiming to improve the overall BER performance. Three improvements on existing schemes are made: a pilot-aided recursive algorithm for joint estimation of the residual carrier frequency and sampling time offsets; a delay-based timing error correction technique, which smoothly adjusts the incoming data stream without resampling disturbance; and a decision-directed channel gain update algorithm based on recursive least-squares criterion, which offers faster convergence and smaller error than the least-mean-squares algorithms. Simulation results show that the proposed scheme works well in the multipath channel, and its performance is close to that of an OFDM system with perfect synchronization parameters.

• 한국지반공학회:학술대회논문집
• /
• 한국지반공학회 2010년도 추계 학술발표회 3차
• /
• pp.104-110
• /
• 2010

In this study, a series of two-dimensional model test and numerical analysis was carried out to investigate the pile movement due to tunnelling in soft ground. The model test consists of 21 cases according to locations of the pile tip over the centre position of model tunnel. To identify both the pile and ground movements a close-range photogrammetric technique was adopted in the model test. The results from the model test were compared to the two-dimensional finite element analysis using the CRISP program. It was found that the rotation point on the pile was significantly affected by factors such as the offset distance from the model tunnel and the volume loss that occurred during the tunnelling operation.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1993년도 하계학술대회 논문집 A
• /
• pp.450-452
• /
• 1993

In this study, a method is suggested to design the A/D conversion system which has high resolution to convert load cell signal. First, hardware was designed to reduce the offset voltage of integrator and comparator. And then, a calibration software technique was performed to obtain the stable data from A/D converter. The optimal parameters of each elements in the circuits was selected using the SPICE simulation. The main advantage of our method is high precision A/D converter can be constructed with low cost and high confidence. Therefore proposed method is expected to be used in the industrial field where a high precision measurement is required.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2005년도 하계학술대회 논문집 Vol.6
• /
• pp.23-25
• /
• 2005

Infrared bolometer sensor's variation is detected by voltage drop between reference resistor and bolometer resistor in this architecture. One of the serious problems in this architecture is that these resistors value has a process variation. So common-mode level could be different from expectation in room temperature. Different common-mode level could lead to wrong output at the end of readout circuit. We suggest useful method to solve this problem. Difference correction using capacitor has reduced CM level difference to 86% for 1 $M\Omega$. bolometer and reference resistor's 10% variation.

• 한국정보처리학회:학술대회논문집
• /
• 한국정보처리학회 2019년도 추계학술발표대회
• /
• pp.145-148
• /
• 2019

Principal Component Analysis (PCA) is a powerful technique in data analysis and widely used to detect anomalies in Wireless Sensor Networks. However, the performance of conventional PCA is not high on time-series data collected by sensors. In this paper, we propose a Joint Exponential Smoothing and Trend-based Principal Component Analysis (JES-TBPCA) for Anomaly Detection which is based on conventional PCA. Experimental results on a real dataset show a remarkably higher performance of JES-TBPCA comparing to conventional PCA model in detection of stuck-at and offset anomalies.

• 대한전자공학회논문지SP
• /
• 제43권3호
• /
• pp.9-16
• /
• 2006

많은 영상과 비디오 압축 알고리듬들은 영상을 블록으로 나누어 처리하여 각 블록에서 가변길이 부호비트를 생성한다. 만일 에러 검출기법을 사용하지 않고 가변길이 부호데이터를 에러 발생채널에 전송한다면 수신측 복호화기는 압축된 스트림(Stream)을 적절히 복호할 수 없다. 따라서 표준 영상 및 비디오 압축 알고리듬에서는 채널 에러로부터 데이터 스트림을 보호하기 위해 추가적인 정보들을 삽입한다. 그런 추가 정보 중의 하나가 재동기 마커(resynchronization marker)이다. 이 방법은 전송 에러 발생시 복호화를 다시 시작하기 위한 위치를 복호화기에게 알려줄 수 있지만 주파수 대역폭의 낭비가 심한 단점이 있다. 에러 내성 엔트로피 부호화(EREC)는 어떤 추가 정보 없이 재동기 시작점을 찾을 수 있는 방법으로 잘 알려져 있다. 이 방법은 대부분의 영상 압축 기법에서 사용되는 접두 코드(prefix code)에 적용될 수 있으므로 본 논문에서는 FEREC(Fast Error-Resilient Entropy Coding)의 성능을 개선한 EREREC(Efficient and Robust EREC) 기법을 제안하였다. 첫째로 연속 블록들의 부호화비트 길이를 이용하여 초기 탐색 위치를 계산한다. 둘째, 초기 오프셋은 가변 길이 부호들에서 길고 짧은 블록들의 확률 분포를 이용하여 결정되고, 결정된 초기 오프셋 값은 제안 방법에서 사용되는 모든 오프셋 시퀀스 값들을 보장하기 위해 조정된다. 제안된 EREREC 알고리듬은 슬롯 구성에 있어 EREC보다 빠르며, 전송 에러 발생시 복호화된 영상의 화질이 개선된다. 실험 결과는, 임의 에러 발생 채널에서 기존의 EREC 및 FEREC와 복원영상의 화질을 비교하였을 때 약 $0.3{\sim}3.5dB$의 화질이 개선됨을 보여준다.

• 한국정보통신학회:학술대회논문집
• /
• 한국정보통신학회 2014년도 추계학술대회
• /
• pp.271-274
• /
• 2014

본 논문에서는 UHD급 영상의 실시간 처리를 위한 고성능 HEVC(High Efficiency Video Coding) SAO(Sample Adaptive Offset) 부호화기의 효율적인 하드웨어 구조를 제안한다. SAO는 HEVC에서 새롭게 채택된 루프 내 필터 기술 중 하나이다. 본 논문에서 제안하는 SAO 부호화기 하드웨어 구조는 메모리 접근 최소화 및 화소들의 처리를 간소화하기 위해 three-layered buffer를 사용한다. 또한 연산시간 및 연산량을 줄이기 위해서 4개의 화소들을 병렬적으로 에지 오프셋과 밴드 오프셋으로 분류하며, 화소들의 분류와 SAO 파라메터 적용을 2단계 파이프라인 구조로 구현하고, 하드웨어 면적을 줄이기 위해서 덧셈과 뺄셈, 쉬프트 연산, 그리고 재귀 비교기만을 사용한다. 본 논문에서 제안하는 SAO 부호화기 하드웨어 구조는 Verilog HDL로 설계하였으며, TSMC $0.18{\mu}m$ CMOS 표준 셀 라이브러리를 사용하여 합성한 결과 약 180k개의 게이트로 구현되었다. 또한, 110MHz의 동작주파수에서 4K UHD급 해상도인 $4096{\times}2160@30fps$의 실시간 처리가 가능하다.