• Title/Summary/Keyword: No-reflow

Search Result 17, Processing Time 0.032 seconds

A Study on the Nonwet Defective Factors of the SMT Process (SMT 공정 Nonwet 불량 인자에 대한 연구)

  • Yun, Chanhyung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.27 no.3
    • /
    • pp.35-39
    • /
    • 2020
  • Nonwet (Head in Pillow) defect is one of the defects in SMT (surface mount technology) process, the defect is caused by several factors, such as solder paste misalignment, reflow condition, package warpage and package ball size. This paper focused on ① reflow condition ② package ball & solder paste misalignment ③ package ball size for nonwet experiment. The first, on the case of reflow condition, there would be high risk of nonwet defect when the soldering time was increased, but N2 was adopted to reflow process, there could be no or low risk of nonwet defect because of oxidation barrier control. And when the contact depth between Solder ball and solder paste was below 20 ㎛, there could be high risk of nonwet defect. Also smaller package ball would have low risk of nonwet defect.

The Effect of Pressure Injection of Urokinase to Reverse the "No-Reflow" Phenomenon ("No-Reflow" 현상에 대한 Urokinase 압력주입의 효과)

  • Park, Dae-Hwan;May, Jr, James.W.
    • Archives of Reconstructive Microsurgery
    • /
    • v.3 no.1
    • /
    • pp.40-44
    • /
    • 1994
  • Microsurgery has advanced beyond its nascent stages reaching success rates of 90% to 95%. However, this means that even in the best circumstances, 5% to 10% of free flaps and replants fail. Almost all failures are due to vessel thrombosis, resulting in ischemia of the transplanted tissue. Many attemps have been undertaken to treat and reverse its effects. Zdeblick and colleagues noted an improvement in the viability of amputated limbs replanted after an extended period of ischemia following intraarterial infusion of urokinase. Subsequent studies have investigated many modalities of urokinase administration in various animal models by differing ischemic periods. These studies, however, have failed to establish a definitive, generally accepted protocol for administration of urokinase in the salvage of tissue subjected to prolonged ischemia. Our clinical observations suggest that a bolus of urokinase delivered under pressure may increase the thromoblytic effect of the drug, probably by means of increased delivery to microvasculature. We intend to investigate the role of selective pressure perfusion of ischemic flaps as a new means for increasing the effectiveness of urokinase in the treatment of the "no-reflow" phenomenon. A total of 32 male New Zealand rabbits were used and divided into the four groups according to the method of infusion. After 12 hours of ischemia the flaps were injected with Hartmann's solution or with urokinase and the percent survival of the flap was determined at 7 days following flap reperfusion. As the result, the flap survival rate was highest in the pressure injection of urokinase group.

  • PDF

Plasma Cleaning Effect for Improvement of Package Delamination (패키지 박리 개선을 위한 플라즈마 세정 효과)

  • Koo Kyung-Wan;Kim Do-Woo;Wang Jin-Suk
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.54 no.7
    • /
    • pp.315-318
    • /
    • 2005
  • The effect of plasma cleaning was examined on package delamination phenomena in the integrated circuit (IC) packaging process. Without plasma cleaning, delamination was observed for all three experimental treatments applied after the packaging step, which include bake of If, reflow, and bake of If followed by reflow However, no delamination was observed when the plasma cleaning was performed before and after the wire bonding step. Plasma cleaning was found to be a critical step to improve the reliability of the package by reducing the possibility of contact failure between die pad and bonding wire.

Reflow Behavior and Board Level BGA Solder Joint Properties of Epoxy Curable No-clean SAC305 Solder Paste (에폭시 경화형 무세정 SAC305 솔더 페이스트의 리플로우 공정성과 보드레벨 BGA 솔더 접합부 특성)

  • Choi, Han;Lee, So-Jeong;Ko, Yong-Ho;Bang, Jung-Hwan;Kim, Jun-Ki
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.22 no.1
    • /
    • pp.69-74
    • /
    • 2015
  • With difficulties during the cleaning of reflow flux residues due to the decrease of the part size and interconnection pitch in the advanced electronic devices, the need for the no-clean solder paste is increasing. In this study, an epoxy curable solder paste was made with SAC305 solder powder and the curable flux of which the main ingredient is epoxy resin and its reflow solderability, flux residue corrosivity and solder joint mechanical properties was investigated with comparison to the commercial rosin type solder paste. The fillet shape of the cured product around the reflowed solder joint revealed that the curing reaction occurred following the fluxing reaction and solder joint formation. The copper plate solderability test result also revealed that the wettability of the epoxy curable solder paste was comparable to those of the commercial rosin type solder pastes. In the highly accelerated temperature and humidity test, the cured product residue of the curable solder paste showed no corrosion of copper plate. From FT-IR analysis, it was considered to be resulted from the formation of tight bond through epoxy curing reaction. Ball shear, ball pull and die shear tests revealed that the adhesive bonding was formed with the solder surface and the increase of die shear strength of about 15~40% was achieved. It was considered that the epoxy curable solder paste could contribute to the improvement of the package reliability as well as the removal of the flux residue cleaning process.

Board Level Reliability Evaluation for Package on Package

  • Hwang, Tae-Gyeong;Chung, Ji-Young
    • Proceedings of the International Microelectronics And Packaging Society Conference
    • /
    • 2007.04a
    • /
    • pp.37-47
    • /
    • 2007
  • Factor : Structure Metal pad & SMO size Board level TC test : - Large SMO size better Board level Drop test : - Large SMO size better Factor : Structure Substrate thickness Board level TC test : - Thick substrate better Board level Drop test : - Substrate thickness is not a significant factor for drop test Factor : Material Solder alloy Board level TC test : - Not so big differences over Pb-free solder and NiAu, OSP finish Board level Drop test : - Ni/Au+SAC105, CuOSP+LF35 are better Factor : Material Pad finish Board level TC test : - NiAu/NiAu is best Board livel Drop test : - CuOSP is best Factor : Material Underfill Board level TC test - Several underfills (reworkable) are passed TCG x500 cycles Board level Drop test : - Underfill lots have better performance than non-underfill lots Factor : Process Multiple reflow Board level TC test : - Multiple reflow is not a significant actor for TC test Board level Drop test : N/A Factor : Process Peak temp Board level TC test : - Higher peak temperature is worse than STD Board level Drop test : N/A Factor : Process Stack method Board level TC test : - No big difference between pre-stack and SMT stack Board level Drop test : - Flux dipping is better than paste dipping but failure rate is more faster

  • PDF

Thermal Warpage Behavior of Single-Side Polished Silicon Wafers (단면 연마된 실리콘 웨이퍼의 열에 의한 휨 거동)

  • Kim, Junmo;Gu, Chang-Yeon;Kim, Taek-Soo
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.27 no.3
    • /
    • pp.89-93
    • /
    • 2020
  • Complex warpage behavior of the electronic packages causes internal stress so many kinds of mechanical failure occur such as delamination or crack. Efforts to predict the warpage behavior accurately in order to prevent the decrease in yield have been approached from various aspects. For warpage prediction, silicon is generally treated as a homogeneous material, therefore it is described as showing no warpage behavior due to thermal loading. However, it was reported that warpage is actually caused by residual stress accumulated during grinding and polishing in order to make silicon wafer thinner, which make silicon wafer inhomogeneous through thickness direction. In this paper, warpage behavior of the single-side polished wafer at solder reflow temperature, the highest temperature in packaging processes, was measured using 3D digital image correlation (DIC) method. Mechanism was verified by measuring coefficient of thermal expansion (CTE) of both mirror-polished surface and rough surface.

Effect of Reflow Variables on the Characteristic of BGA Soldering (리플로 공정변수가 BGA 솔더링 특성에 미치는 영향)

  • 한현주;박재용;정재필;강춘식
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.6 no.3
    • /
    • pp.9-18
    • /
    • 1999
  • In this study, Metallugical properties between Sn-3.5Ag, Sn-37Pb eutectic solders and Au/Ni/cu substrate according to time span above the melting point were investigated. A conventional reflow soldering machine wert used for this study and time span above the melting point was determined by changing peak soldering temperature and conveyor speed. As results, scallop type intermetallic compounds of $Ni_3Sn_4$ were formed at joint interface and no Cu-Sn compounds were found at all; Ni layer performed as a barrier for Cu diffusion. As the peak soldering temperature increased, thickness of the intermetallic compound layer increased; maximum thickness of the scallop-layer was 2.2$\mu\textrm{m}$. The shape of scallops were transformed from hemi-sphere type to elliptical shape with smaller size. Micro-hardness of the solder joint decreased as the eutectic structure of Sn-3.5Ag and Sn-37Pb increased.

  • PDF

Non-PR direct bumping for 3D wafer stacking (3차원 실장을 위한 Non-PR 직접범핑법)

  • Jeon, Ji-Heon;Hong, Seong-Jun;Lee, Gi-Ju;Lee, Hui-Yeol;Jeong, Jae-Pil
    • Proceedings of the KWS Conference
    • /
    • 2007.11a
    • /
    • pp.229-231
    • /
    • 2007
  • Recently, 3D-electronic packaging by TSV is in interest. TSV(Through Silicon Via) is a interconnection hole on Si-wafer filled with conducting metal such as Copper. In this research, chips with TSV are connected by electroplated Sn bump without PR. Then chips with TSV are put together and stacked by the methode of Reflow soldering. The stacking was successfully done and had no noticeable defects. By eliminating PR process, entire process can be reduced and makes it easier to apply on commercial production.

  • PDF