• Title/Summary/Keyword: Next Generation Power Semiconductor

Search Result 55, Processing Time 0.025 seconds

A Study on the Simulation of AlGaN/GaN HEMT Power Devices (AlGaN/GaN HEMT 전력소자 시뮬레이션에 관한 연구)

  • Son, Myung Sik
    • Journal of the Semiconductor & Display Technology
    • /
    • v.13 no.4
    • /
    • pp.55-58
    • /
    • 2014
  • The next-generation AlGaN/GaN HEMT power devices need higher power at higher frequencies. To know the device characteristics, the simulation of those devices are made. This paper presents a simulation study on the DC and RF characteristics of AlGaN/GaN HEMT power devices. According to the reduction of gate length from $2.0{\mu}m$ to $0.1{\mu}m$, the simulation results show that the drain current at zero gate voltage increases, the gate capacitance decreases, and the maximum transconductance increases, and thus the cutoff frequency and the maximum oscillation frequency increase. The maximum oscillation frequency maintains higher than the cutoff frequency, which means that the devices are useful for power devices at very high frequencies.

Complementary FET-The Future of the Semiconductor Transistor (Complementary FET로 열어가는 반도체 미래 기술)

  • S.H. Kim;S.H. Lee;W.J. Lee;J.W. Park;D.W. Suh
    • Electronics and Telecommunications Trends
    • /
    • v.38 no.6
    • /
    • pp.52-61
    • /
    • 2023
  • With semiconductor scaling approaching the physical limits, devices including CMOS (complementary metal-oxide-semiconductor) components have managed to overcome yet are currently struggling with several technical issues like short-channel effects. Evolving from the process node of 22 nm with FinFET (fin field effect transistor), state-of-the-art semiconductor technology has reached the 3 nm node with the GAA-FET (gate-all-around FET), which appropriately addresses the main issues of power, performance, and cost. Technical problems remain regarding the foundry of GAA-FET, and next-generation devices called post-GAA transistors have not yet been devised, except for the CFET (complementary FET). We introduce a CFET that spatially stacks p- and n-channel FETs on the same footprint and describe its structure and fabrication. Technical details like stacking of nanosheets, special spacers, hetero-epitaxy, and selective recess are more thoroughly reviewed than in similar articles on CFET fabrication.

Advances in Power Semiconductor Devices for Automotive Power Inverters: SiC and GaN (전기자동차 파워 인버터용 전력반도체 소자의 발전: SiC 및 GaN)

  • Dongjin Kim;Junghwan Bang;Min-Su Kim
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.30 no.2
    • /
    • pp.43-51
    • /
    • 2023
  • In this paper, we introduce the development trends of power devices which is the key component for power conversion system in electric vehicles, and discuss the characteristics of the next-generation wide-bandgap (WBG) power devices. We provide an overview of the characteristics of the present mainstream Si insulated gate bipolar transistor (IGBT) devices and technology roadmap of Si IGBT by different manufacturers. Next, recent progress and advantages of SiC metal-oxide-semiconductor field-effect transistor (MOSFET) which are the most important unipolar devices, is described compared with conventional Si IGBT. Furthermore, due to the limitations of the current GaN power device technology, the issues encountered in applying the power conversion module for electric vehicles were described.

Fully Room Temperature fabricated $TaO_x$ Thin Film for Non-volatile Memory

  • Choi, Sun-Young;Kim, Sang-Sig;Lee, Jeon-Kook
    • Proceedings of the Materials Research Society of Korea Conference
    • /
    • 2011.05a
    • /
    • pp.28.2-28.2
    • /
    • 2011
  • Resistance random access memory (ReRAM) is a promising candidate for next-generation nonvolatile memory because of its advantageous qualities such as simple structure, superior scalability, fast switching speed, low-power operation, and nondestructive readout. We investigated the resistive switching behavior of tantalum oxide that has been widely used in dynamic random access memories (DRAM) in the present semiconductor industry. As a result, it possesses full compatibility with the entrenched complementary metal-oxide-semiconductor processes. According to previous studies, TiN is a good oxygen reservoir. The TiN top electrode possesses the specific properties to control and modulate oxygen ion reproductively, which results in excellent resistive switching characteristics. This study presents fully room temperature fabricated the TiN/$TaO_x$/Pt devices and their electrical properties for nonvolatile memory application. In addition, we investigated the TiN electrode dependence of the electrical properties in $TaO_x$ memory devices. The devices exhibited a low operation voltage of 0.6 V as well as good endurance up to $10^5$ cycles. Moreover, the benefits of high devise yield multilevel storage possibility make them promising in the next generation nonvolatile memory applications.

  • PDF

IPMSM Drives Using NPC 3-Level Inverters for the Next Generation High Speed Railway System (NPC 3-레벨 인버터를 적용한 차세대 고속전철 IPMSM의 구동)

  • Kwon, Soon-Hwan;Jin, Kang-Hwan;Kim, Sung-Je;Lee, Tae-Houng;Kim, Yoon-Ho
    • Journal of the Korean Society for Railway
    • /
    • v.15 no.2
    • /
    • pp.129-134
    • /
    • 2012
  • In this paper, speed control of IPMSM drives for the next generation domestic high speed railway system using NPC 3-level inverters is presented. The NPC multilevel inverter is suitable for the high-voltage and high-power motor drive system because it has advantages in that the voltage rating of the power semiconductor devices and output current harmonics are reduced. For the speed control of IPMSM using NPC 3-level inverters, maximum torque control is applied in the constant torque region, and filed weakening control is applied in the constant power region. Simulation programs based on MATLAB/Simulink are developed. Finally the designed system is verified and their characteristics are analyzed by the simulation results.

Ag Sintering Die Attach Technology for Wide-bandgap Power Semiconductor Packaging (Wide-bandgap 전력반도체 패키징을 위한 Ag 소결 다이접합 기술)

  • Min-Su Kim;Dongjin Kim
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.30 no.1
    • /
    • pp.1-16
    • /
    • 2023
  • Recently, the shift to next-generation wide-bandgap (WBG) power semiconductor for electric vehicle is accelerated due to the need to improve power conversion efficiency and to overcome the limitation of conventional Si power semiconductor. With the adoption of WBG semiconductor, it is also required that the packaging materials for power modules have high temperature durability. As an alternative to conventional high-temperature Pb-based solder, Ag sintering die attach, which is one of the power module packaging process, is receiving attention. In this study, we will introduce the recent research trends on the Ag sintering die attach process. The effects of sintering parameters on the bonding properties and methodology on the exact physical properties of Ag sintered layer by the realization 3D image are discussed. In addition, trends in thermal shock and power cycle reliability test results for power module are discussed.

Study on Modeling of ZnO Power FET (ZnO Power FET 모델링에 관한 연구)

  • Kang, Ey-Goo;Chung, Hun-Suk
    • Journal of IKEEE
    • /
    • v.14 no.4
    • /
    • pp.277-282
    • /
    • 2010
  • In this paper, we proposed ZnO trench Static Induction Transistor(SIT). Because The compound semiconductor had superior thermal characteristics, ZnO and SiC power devices is next generation power semiconductor devices. We carried out modeling of ZnO SIT with 2-D device and process simulator. As a result of modeling, we obtained 340V breakdown voltage. The channel thickness was 3um and the channel doping concentration is 1e17cm-3. And we carried out thermal characteristics, too.

EUV Generation by High Density Plasma (고밀도 플라즈마에 의한 EUV 발생기술)

  • Jin, Y.S.;Lee, H.S.;Kim, K.H.;Seo, K.S.;Rhim, K.H.
    • Proceedings of the KIEE Conference
    • /
    • 2000.07c
    • /
    • pp.2092-2094
    • /
    • 2000
  • As a next generation lithography (NGL) technology for VLSI semiconductor fabrication, electron beam, ion beam, X-ray and extreme ultraviolet(EUV) are considered as possible candidates. Among these methods, EUV lithography(EUVL) is thought to be the most probable because it is easily realized by improving current optical lithography technology. In order to set EUV radiation which can be applied to EUVL, it is essential to generate very high density and high temperature plasma stably. The method using a pulse power laser and a high voltage pulse discharge is commonly used to accomplish such a high density and high temperature plasma. In this paper we review the recent trends of the EUV generation technique by high density and high temperature plasma.

  • PDF

Development of Si(110) CMOS process for monolithic integration with GaN power semiconductor (질화갈륨 전력반도체와 Si CMOS 소자의 단일기판 집적화를 위한 Si(110) CMOS 공정개발)

  • Kim, Hyung-tak
    • Journal of IKEEE
    • /
    • v.23 no.1
    • /
    • pp.326-329
    • /
    • 2019
  • Gallium nitride(GaN) has been a superior candidate for the next generation power electronics. As GaN-on-Si substrate technology is mature, there has been new demand for monolithic integration of GaN technology with Si CMOS devices. In this work, (110)Si CMOS process was developed and the fabricated devices were evaluated in order to confirm the feasibility of utilizing domestic foundry facility for monolithic integration of Si CMOS and GaN power devices.

CoolSiCTM SiC MOSFET Technology, Device and Application

  • Ma, Kwokwai
    • Proceedings of the KIPE Conference
    • /
    • 2017.07a
    • /
    • pp.577-595
    • /
    • 2017
  • ${\bullet}$ Silicon Carbide (SiC) had excellent material properties as the base material for next generation of power semiconductor. In developing SiC MOSFET, gate oxide reliability issues had to be first overcome before commercial application. Besides, a high and stable gate-source voltage threshold $V_{GS(th)}$ is also an important parameter for operation robustness. SiC MOSFET with such characteristics can directly use existing high-speed IGBT gate driver IC's. ${\bullet}$ The linear voltage drop characteristics of SiC MOSFET will bring lower conduction loss averaged over full AC cycle compared to similarly rate IGBT. Lower switching loss enable higher switching frequency. Using package with auxiliary source terminal for gate driving will further reduce switching losses. Dynamic characteristics can fully controlled by simple gate resistors. ${\bullet}$ The low switching losses characteristics of SiC MOSFET can substantially reduce power losses in high switching frequency operation. Significant power loss reduction is also possible even at low switching frequency and low switching speed. in T-type 3-level topology, SiC MOSFET solution enable three times higher switching freqeuncy at same efficiency.

  • PDF