• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2000년도 하계학술대회 논문집 B
• /
• pp.1336-1338
• /
• 2000

This paper proposed the single phase multi-level PWM AC/DC converter using binary combine which controls input current by combining buck converters to improve input current characteristic, and confirmed its validity throughout simulation and experiment. This method, which is multiplying and duplicating output of converter of equal capacity, has the advantage of being able to control unit power factor of input current and reducing of the problem caused by high frequency switching, and appling to high power converter because filter is not necessary etc.

• 제어로봇시스템학회논문지
• /
• 제18권3호
• /
• pp.258-266
• /
• 2012

This paper describes a biped walking algorithm for a hydraulic humanoid robot on inclined floors. To realize stable and robust biped walking, the walking algorithm was divided into five control strategies. The first is a joint position control strategy. This strategy is for tracking desired joint position trajectories with a gain switching. The second is a multi-model based ZMP (Zero Moment Point) control strategy for dynamic balance. The third is a walking pattern flow control strategy for smooth transition from step to step. The fourth is an ankle compliance control, which increases the dynamic stability at the moment of floor contact. The last is an upright pose control strategy for robust walking on an inclined floor. All strategies are based on simple pendulum models and include practical sensory feedback in order to implement the strategies on a physical robot. Finally, the performance of the control strategies are evaluated and verified through dynamic simulations of a hydraulic humanoid on level and inclined floors.

• 디지털산업정보학회논문지
• /
• 제4권3호
• /
• pp.77-83
• /
• 2008

In this paper, CPLD low power technology mapping for reuse module design under the time constraint is proposed. Traditional high-level synthesis do not allow reuse of complex, realistic datapath component during the task of scheduling. On the other hand, the proposed algorithm is able to approach a productivity of the design the low power to reuse which given a library of user-defined datapath component and to share of resource sharing on the switching activity in a shared resource. Also, we are obtainable the optimal the scheduling result in experimental results of our using chaining and multi-cycling in the scheduling techniques. Low power circuit make using CPLD technology mapping algorithm for selection reuse module by scheduling.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2012년도 전력전자학술대회 논문집
• /
• pp.45-46
• /
• 2012

본 논문에서는 멀티레벨 인버터에서 발생하는 DC Link 단의 커패시터 불 평형 문제를 해결하고자 새로운 DC 전압 균형을 위한 스위칭 방식에 대해 제안한다. 제안한 방식은 DC-Link 단에 위치한 각각의 커패시터들의 전압을 센싱하고 이를 PI제어를 통해 스위칭 신호를 제어함으로써 각각의 커패시터에 걸리는 전압을 균일하게 만듦으로써, 커패시터단의 전압 불 평형을 개선하였으며, 이를 3상 2레벨 멀티-레벨 인버터를 이용한 시뮬레이션 결과를 통해 본 논문의 타당성을 검증하였다.

• 전력전자학회논문지
• /
• 제26권1호
• /
• pp.59-65
• /
• 2021

This study proposes a dead-time implementation method suitable for cell voltage control of a cascaded H-bridge (CHB) inverter. The PWM module of an existing microcontroller cannot generate a maximum voltage due to the dead-time effect when used as the cell controller of the CHB inverter. In the proposed method, the operation method of the PWM module was changed without using the dead time module included in the existing microcontroller, so that the cell output voltage can be increased to the maximum voltage without voltage discontinuity. During the maximum voltage generation period, the full turn-on state can be maintained without unnecessary switching. The validity of the proposed method is confirmed through an experiment.

• Journal of Power Electronics
• /
• 제15권5호
• /
• pp.1380-1391
• /
• 2015

This paper provides a loss analysis and comparison of high power semiconductor devices in 5MW Permanent Magnet Synchronous Generator (PMSG) Medium Voltage (MV) Wind Turbine Systems (WTSs). High power semiconductor devices of the press-pack type IGCT, module type IGBT, press-pack type IGBT, and press-pack type IEGT of both 4.5kV and 6.5kV are considered in this paper. Benchmarking is performed based on the back-to-back type 3-level Neutral Point Clamped Voltage Source Converters (3L-NPC VSCs) supplied from a grid voltage of 4160V. The feasible number of semiconductor devices in parallel is designed through a loss analysis considering both the conduction and switching losses under the operating conditions of 5MW PMSG wind turbines, particularly for application in offshore wind farms. This paper investigates the loss analysis and thermal performance of 5MW 3L-NPC wind power inverters under the operating conditions of various power factors. The loss analysis and thermal analysis are confirmed through PLECS Blockset simulations with Matlab Simulink. The comparison results show that the press-pack type IGCT has the highest efficiency including the snubber loss factor.

• Journal of Power Electronics
• /
• 제11권2호
• /
• pp.132-139
• /
• 2011

The selective harmonic elimination pulse width modulation (SHEPWM) switching strategy has been applied to multilevel inverters to remove low harmonics. Naturally, the related equations do not have feasible solutions for some operating points associated with the modulation index (M). However, with these infeasible points, minimizing instead of eliminating harmonics is performed. Thus, harmful harmonics such as the $5^{th}$ harmonic still remains in the output waveform. Therefore, it is proposed in this paper to ignore solving the equation associated with the highest order harmonics. A reduction in the eliminated harmonics results in an increase in the degrees of freedom. As a result, the lower order harmonics are eliminated in more operating points. A 9-level inverter is chosen as a case study. The genetic algorithm (GA) for optimization purposes is used. Simulation results verify the proposed method.

• 한국수자원학회:학술대회논문집
• /
• 한국수자원학회 2022년도 학술발표회
• /
• pp.85-85
• /
• 2022

The world's most extensive and active deltas, Louisiana's wetlands, are deteriorating rapidly due to multiple stressors such as the discharge of the Mississippi River, sea-level rise, and coastal retreat, the substantial but spatially and temporally variable impacts. However, the ecological and anthropogenic histories, the mode of environmental changes on a multi-millennial timescale have not been thoroughly documented. This study, a palynology-based multiproxy analysis, investigates hydrological, geological, geochemical, and anthropogenic impacts on southern Louisiana wetlands and a variety of external forcing agents influencing ecological succession. Sediment cores extracted from a small pond on a mangrove-dominate island near Port Fourchon, Louisiana, USA yielded a 4,000-year record. The site has been transformed from freshwater to saline water environments, to a mangrove dominant island over the late Holocene. The multivariate principal component analysis identified the relative strength of external drivers responsible for each ecological shift. The Mississippi River delta cycle (lobe switching) was the dominant driver of ecosystem changes during the late Holocene, while relative sea-level rise, tropical cyclones, climate, and anthropogenic effects have been the main drivers late in the site's history.

• 한국전자통신학회논문지
• /
• 제13권1호
• /
• pp.153-162
• /
• 2018

웨어러블 디바이스의 서비스 제공을 위한 지속 가능한 전원에 대한 요구가 높아짐에 따라 에너지 하베스팅의 중요성이 증대되고 있다. 본 연구는 마찰소자를 고려한 다중 에너지 하베스팅 플랫폼인 EH-P를 개발하였다. 높은 전압과 낮은 전류를 가진 하베스팅 소자에 전압을 낮추면서 전류를 높일 수 있는 스위치 회로 제시하였다. PV와 TENG의 상호보완적 구성을 통해 실내 환경에서 짧은 시간동안 MCU가 동작할 수 있는 전압과 전류를 제공할 수 있었다. 결과적으로 제안된 플랫폼을 통해 웨어러블 플랫폼을 동작시키고, 제작된 웨어러블 디바이스에서 전체 소모 전력 요구량의 29%를 제공함으로써 웨어러블 디바이스 사용시간(device life time)을 증가시킬 수 있었다. 이 논문에 제시된 결과는 멀티플 하베스터 플랫폼에서 웨어러블 하베스팅 애플리케이션의 활용을 위한 발전 소자의 가능성을 보여주었다.

• 한국항공우주학회지
• /
• 제38권7호
• /
• pp.709-715
• /
• 2010

MCDD는 다채널 신호를 수신 받아 분리하고 복조하여 OBP 위성의 내부에서 스위칭, 채널 부호화 및 재변조 등의 신호처리가 가능하도록 하고 있다. 다채널 신호를 분리하는 과정에서 주파수 오프셋 및 양자화 오류 등의 요인들이 OBP 위성 시스템의 BER 성능을 저하시키므로 이러한 요인들의 영향을 줄여야 한다. 주파수 오프셋의 영향은 보호 대역을 삽입함으로써 줄일 수 있으며 양자화 오류의 영향은 양자화 레벨을 조정함으로써 줄일 수 있다. 시스템의 데이터 전송률을 제한하지 않았을 때 보호 대역의 삽입과 양자화 레벨의 조정은 서로 영향을 미치지 않으나, 시스템의 데이터 전송률이 제한되면 보호 대역의 삽입과 양자화 레벨의 조정을 상호 고려해야 한다. 이 논문에서는 시스템의 데이터 전송률이 제한된 상황에서 보호 대역과 양자화 레벨간의 관계를 살펴보고 이를 고려한 BER 성능을 분석한다.