• Title/Summary/Keyword: Microprocessor design

Search Result 412, Processing Time 0.036 seconds

Design and Implementation of Embedded System based on AM3359 Microprocessor (AM3359 마이크로프로세서 기반 임베디드 시스템 설계 및 제작)

  • Kim, Hyoung-Woo;Kim, Se-Jun;Choi, Joon-Young
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.12 no.2
    • /
    • pp.89-96
    • /
    • 2017
  • We develop an embedded system to measure various sensor data, control multiple motors, and communicate with mobile devices for system managements. Choosing TI AM3359 microprocessor featuring high processing performance, low power consumption, and various I/O device support, we design and build the embedded system hardware so that it supports multiple global positioning system (GPS) and gyro sensor modules to measure precise position; multiple pulse width modulation (PWM) outputs to control multiple direct current (DC) motors; a Bluetooth module to communicate with mobile devices. Then, we port the boot loader and device drivers to the built circuit board and construct the firmware development environment for the application programming. The performance of the designed and implemented embedded system is demonstrated by real motor control test using GPS and gyro sensor data and control parameters configured by a mobile device.

A Study on the Design of Ship's Distributed Remote Control System Using Dual-Microprocessor (이중마이크로프로세서의 이용과 분산처리기법을 도입한 선박용 원격제어 시스템의 설계에 관한 연구)

  • 홍순철;정경열;류길수
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.18 no.5
    • /
    • pp.78-87
    • /
    • 1994
  • In this paper design and implementation of ship's distributed remote control system using dual-microprocessor is presented for real time process. The proposed system is implemented with the single chip microprocessors in tightly coupled mode and results in speed up of $s_p$=1.74. Under the assumption that the nodes are interconnected in multidrop, the overall system performance such as average throughout-delay characteristics and effective throughput are analyzed using M/G/1 queneing model, and results show that the proposed node can be used in medium sized distributed monitoring and control system.

  • PDF

A Study on Design of IED for Generator Protection Panel (발전기보호반을 위한 IED의 설계에 관한 연구)

  • Park, Chul-Won;Park, Sung-Wan
    • The Transactions of the Korean Institute of Electrical Engineers P
    • /
    • v.62 no.3
    • /
    • pp.133-138
    • /
    • 2013
  • A large generator is an important role in transferring an electric power to power system. The IEDs of large generator often use microprocessor technology to obtain a digital relay system with a wide range of measuring, protection, control, monitoring, and communication functions. However, all generator protection and control systems in Korea imported from abroad and are being operated. In order to reduce the large expense and improve the reliable operation, development of generator protection and control system by domestic technology is required. This paper deals with the design of the IED of generator protection panel for development of generator protection and control system. The major emphasis of the paper will be on the description of hardware and signal processing test results and measurement accuracy of the prototype IED. By developing of generator IED based on DSP and microprocessor, replacement of the generator protection panel imports are expected to be effective.

A Wide-Window Superscalar Microprocessor Profiling Performance Model Using Multiple Branch Prediction (대형 윈도우에서 다중 분기 예측법을 이용하는 수퍼스칼라 프로세서의 프로화일링 성능 모델)

  • Lee, Jong-Bok
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.58 no.7
    • /
    • pp.1443-1449
    • /
    • 2009
  • This paper presents a profiling model of a wide-window superscalar microprocessor using multiple branch prediction. The key idea is to apply statistical profiling technique to the superscalar microprocessor with a wide instruction window and a multiple branch predictor. The statistical profiling data are used to obtain a synthetical instruction trace, and the consecutive multiple branch prediction rates are utilized for running trace-driven simulation on the synthesized instruction trace. We describe our design and evaluate it with the SPEC 2000 integer benchmarks. Our performance model can achieve accuracy of 8.5 % on the average.

A design of 16-bit adiabatic Microprocessor core

  • Youngjoon Shin;Lee, Hanseung;Yong Moon;Lee, Chanho
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.3 no.4
    • /
    • pp.194-198
    • /
    • 2003
  • A 16-bit adiabatic low-power Micro-processor core is designed. The processor consists of control block, multi-port register file and ALU. A simplified four-phase clock generator is designed to provide supply clocks for adiabatic processor. All the clock line charge on the capacitive interconnections is recovered to recycle the energy. Adiabatic circuits are designed based on ECRL(efficient charge recovery logic) and $0.35\mu\textrm$ CMOS technology is used. Simulation results show that the power consumption of the adiabatic Microprocessor core is reduced by a factor of 2.9~3.1 compared to that of conventional CMOS Microprocessor

A Study on the Design of a Control Circuit for Three- Phase Full Bridge Converter Using Microprocessor (마이크로프로세서를 이용한 3상 브리지 콘버터의 제어회로 설계에 관한 연구)

  • 노창주;김윤식;김영길;유진열;류승각
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.16 no.4
    • /
    • pp.102-112
    • /
    • 1992
  • The three-phase full(6-pulse) bridge controlled rectifier is one of the most widely used types of solid-state converters in DC drive applications for higher performance. In most of the previous designs, the gate control circuits of the converter have been designed with analog method which can be easily affected by noise. Nowdays with advances of microelectronics and power electronics, microprocessor and pheripal LSIs are increasingly used for eliminating this problems. In this paper, a novel general-purpose microprocessor -based firing system and control scheme for a three-phase controlled rectifier bridge has been developed and tested. Using the phase relations between ${\Delta}$-Y transformer in power operation part, gate pulse of the converter is generated with real time process so that microprocessor may share its time to control algorithms efficiently. The firing angle of the converter is smoothly controlled in the range of 0 $^{\dirc}$ to 180$^{\dirc}$ with a fast respone and a constant open loop gain, even for the case where the converter is fed by a weak AC system of unregulated frequency. The hardware and software control circuit implementation built around a 80286 microprocessor is discussed, and the experimental results are given. This scheme uses less hardware components and has higher dynamic performance in variable speed DC drive applications.

  • PDF

The Design of 32 Bit Microprocessor for Sequence Control Using FPGA (FPGA를 이용한 시퀀스 제어용 32비트 마이크로프로세서 설계)

  • Yang, Oh
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.40 no.6
    • /
    • pp.431-441
    • /
    • 2003
  • This paper presents the design of 32 bit microprocessor for a sequence control using a field programmable gate array(FPGA). The microprocessor was designed by a VHDL with top down method, the program memory was separated from the data memory for high speed execution of sequence instructions. Therefore it was possible that sequence instructions could be operated at the same time during the instruction fetch cycle. In order to reduce the instruction decoding time and the interface time of the data memory interface, an instruction code size was implemented by 32 bits. And the real time debug operation was implemented for easeful debugging the designed processor with a single step run, PC break point run, data memory break point run. Also in this designed microprocessor, pulse instructions, step controllers, master controllers, BM and BCD type arithmetic instructions, barrel shift instructions were implemented for sequence logic control. The FPGA was synthesized under a Xilinx's Foundation 4.2i Project Manager using a V600EHQ240 which contains 600,000 gates. Finally simulation and experiment were successfully performed respectively. For showing good performance, the designed microprocessor for the sequence logic control was compared with the H8S/2148 microprocessor which contained many bit instructions for sequence logic control. The designed processor for the sequence logic showed good performance.

Design of a Microprocessor with Genetic Instructions

  • Park, Jeong-Pil;Han, Kang-Ryong;Song, Ho-Jeong;Hwang, In-Jae;Song, Gi-Yong
    • Proceedings of the IEEK Conference
    • /
    • 2002.07a
    • /
    • pp.666-669
    • /
    • 2002
  • A microprocessor with genetic instructions such as crossover, mutation and inversion is proposed. The processor is modeled using VHDL, synthesized to a schematic and implemented on a FPGA. The control path is implemented with a microprogram consisting of about 15032-bit microwords, and the operation of each instruction is checked through simulation.

  • PDF

Microprocessor-based and Modified Hysteresis Current Controller Design for BLDCM Drive

  • Lee, Sang-Wook;Ki, Gwang-Heon;Won, Jong-Soo
    • Proceedings of the KIEE Conference
    • /
    • 1989.11a
    • /
    • pp.25-28
    • /
    • 1989
  • This paper is to study a modified hysteresis band current control technique for keeping the fixed switching frequency. The control technique is applied to an brushless DC motor(BLDCM). This paper gives an analysis of the modified hysteresis band with isolated neutral case and the PI controller with current limiter in forward loop; their characteristics are studied by simulation. The proposed control technique is implemented by using a microprocessor-based system.

  • PDF

An Implementation of Assembler and Simulator for LC-3 Processor (LC-3 프로세서를 위한 어셈블러 및 시뮬레이터의 구현)

  • Lee, Ki-Min;Lee, Min-Woo;Kim, Yong-Seok
    • Journal of Industrial Technology
    • /
    • v.30 no.B
    • /
    • pp.119-123
    • /
    • 2010
  • LC-3 is an educational microprocessor for processor logic design, instruction execution fundamentals, and assembly language programming. This paper presents an IDE software, LIDE (LC-3 Integrated Development Environment), which integrates assembly program editor, LC-3 assembler, and LC-3 simulator.

  • PDF