• 제목/요약/키워드: Low-loss Interconnection

검색결과 19건 처리시간 0.023초

초소형 60 GHz LTCC 전력 증폭기 모듈 (A Very Compact 60 GHz LTCC Power Amplifier Module)

  • 이영철
    • 한국전자파학회논문지
    • /
    • 제17권11호
    • /
    • pp.1105-1111
    • /
    • 2006
  • 본 논문에서는 저온 소성 세라믹(LTCC)에 기초한 SiP 기술을 이용하여 60 GHz 무선 통신을 위한 송신기용 초소형 전력 증폭기 LTCC모듈을 설계 및 제작하여 그 특성을 측정하였다. 60 GHz대역에서 LTCC 다층 기판과 전력 증폭기 MMIC의 상호 연결 손실을 줄이기 위해 와이어 본드와 기판 사이의 천이를 최적화하였고, MMIC 집적을 위한 고 격리 구조를 제안하였다. 와이어 본드 천이의 경우, 와이어의 인덕턴스를 감소시키기 위해 매칭 회로의 설계와 와이어 상호간의 간격을 최적화하였다. 또한 상호 연결 불연속 효과로 인한 전계의 방사를 억제하기 위해 코프라나 와이어 본드 구조를 이용하였다. 고 격리 모듈 구조를 위하여, LTCC 기판 내부에 DC 전원 배선을 내장시키고 비아로 그 주위를 차폐를 시켰다. 5층의 LTCC 기판을 사용하여 제작된 전력 증폭기 LTCC모듈의 크기는 $4.6{\times}4.9{\times}0.5mm^3$이고, $60{\sim}65GHz$ 대역에서 이득과 P1dB 출력 전력은 각각 10 dB와 11 dBm이다.

An Optical Graphene-silicon Resonator Phase Shifter Suitable for Universal Linear Circuits

  • Liu, Changling;Wang, Jianping;Chen, Hongyao;Li, Zizheng
    • Current Optics and Photonics
    • /
    • 제6권1호
    • /
    • pp.15-22
    • /
    • 2022
  • This paper describes the construction of a phase shifter with low loss and small volume. To construct it, we use the two graphene layers that are separated by a hexagonal boron nitride (hBN) and embedded in a silicon waveguide. The refractive index of the waveguide is adjusted by applying a bias voltage to the graphene sheet to create an optical phase shift. This waveguide is a compact device that only has a radius of 5 ㎛. It has a phase shift of 6π. In addition, the extinction ratio (ER) is 11.6 dB and the insertion loss (IL) is 0.031 dB. Due to its unique characteristics, this device has great potential in silicon on-chip optical interconnection and all-optical multiple-input multiple-output processing.

Hybrid 인터커넥션 구현을 위한 광전 복합케이블 제작에 관한 연구 (Study on the Photoelectric Composite Cable for Hybrid Interconnection Implementation)

  • 김재열;유관종;박력
    • 한국기계가공학회지
    • /
    • 제16권3호
    • /
    • pp.138-145
    • /
    • 2017
  • With the increasing use of smart electronic devices, the size of the related I/O interface market is increasing rapidly. Demand is also growing for the continuous increase of data and video signals-such as faster data processing speed and data storage capacity-in the smart electronic device input/output interface market. Currently, the POF hybrid cable used in the smart electronic device input / output interface market cannot transmit over a long distance because the optical loss is too large, and the GOF hybrid cable is both vulnerable to bending and other sudden outside changes, and expensive. Therefore, in this study, the design and fabrication of a GOF hybrid cable and fiber guide were carried out in order to develop a cable which can easily withstand external impact, has low optical losses, and meets the demand for continuous data and video signal increase in the smart electronic device input / output interface market.

A CMOS Impulse Radio Ultra-Wideband Receiver for Inner/Inter-chip Wireless Interconnection

  • Nguyen, Chi Nhan;Duong, Hoai Nghia;Dinh, Van Anh
    • 전기전자학회논문지
    • /
    • 제17권2호
    • /
    • pp.176-181
    • /
    • 2013
  • This paper presents a CMOS impulse radio ultra-wideband (IR-UWB) receiver implemented using IBM 0.13um CMOS technology for inner/inter-chip wireless interconnection. The IR-UWB receiver is based on the non-coherent architecture which removes the complexity of RF architecture (such as DLL or PLL) and reduces power consumption. The receiver consists of three blocks: a low noise amplifier (LNA) with active balun, a correlator, and a comparator. Simulation results show the die area of the IR-UWB receiver of 0.2mm2, a power gain (S21) of 12.5dB, a noise figure (NF) of 3.05dB, an input return loss (S11) of less than -16.5dB, a conversion gain of 18dB, a NFDSB of 22. The receiver exhibits a third order intercept point (IIP3) of -1.3dBm and consumes 22.9mW of power on the 1.4V power supply.

Reliable Anisotropic Conductive Adhesives Flip Chip on Organic Substrates For High Frequency Applications

  • Paik, Kyung-Wook;Yim, Myung-Jin;Kwon, Woon-Seong
    • 한국마이크로전자및패키징학회:학술대회논문집
    • /
    • 한국마이크로전자및패키징학회 2001년도 Proceedings of 6th International Joint Symposium on Microeletronics and Packaging
    • /
    • pp.35-43
    • /
    • 2001
  • Flip chip assembly on organic substrates using ACAs have received much attentions due to many advantages such as easier processing, good electrical performance, lower cost, and low temperature processing compatible with organic substrates. ACAs are generally composed of epoxy polymer resin and small amount of conductive fillers (less than 10 wt.%). As a result, ACAs have almost the same CTE values as an epoxy material itself which are higher than conventional underfill materials which contains lots of fillers. Therefore, it is necessary to lower the CTE value of ACAs to obtain more reliable flip chip assembly on organic substrates using ACAs. To modify the ACA composite materials with some amount of conductive fillers, non-conductive fillers were incorporated into ACAs. In this paper, we investigated the effect of fillers on the thermo-mechanical properties of modified ACA composite materials and the reliability of flip chip assembly on organic substrates using modified ACA composite materials. Contact resistance changes were measured during reliability tests such as thermal cycling, high humidity and temperature, and high temperature at dry condition. It was observed that reliability results were significantly affected by CTEs of ACA materials especially at the thermal cycling test. Results showed that flip chip assembly using modified ACA composites with lower CTEs and higher modulus by loading non-conducting fillers exhibited better contact resistance behavior than conventional ACAs without non-conducting fillers. Microwave model and high-frequency measurement of the ACF flip-chip interconnection was investigated using a microwave network analysis. ACF flip chip interconnection has only below 0.1nH, and very stable up to 13 GHz. Over the 13 GHz, there was significant loss because of epoxy capacitance of ACF. However, the addition of $SiO_2filler$ to the ACF lowered the dielectric constant of the ACF materials resulting in an increase of resonance frequency up to 15 GHz. Our results indicate that the electrical performance of ACF combined with electroless Wi/Au bump interconnection is comparable to that of solder joint.

  • PDF

정밀 고분자 광섬유 어레이 제작 연구 (Fabrication of Polymeric Optical Fiber Array)

  • 조상욱;정명영;김창석;안승호
    • 한국정밀공학회지
    • /
    • 제24권5호
    • /
    • pp.82-88
    • /
    • 2007
  • This work is to fabricate a precise optical fiber array using polymer composite for optical interconnection. Optical fiber array has to satisfy low optical loss requirement less than 0.4 dB according to temperature change. For this purpose, design criteria for an optical fiber array was derived. The coefficient of thermal expansion of silica particulate epoxy composites was affected by volume fraction of silica particles. And also, elastic modulus of silica particulate epoxy composites was affected by volume fraction of silica particles. To obtain the coefficients of thermal expansion below $10{\times}10E-6/^{\circ}C$ and elastic modulus more than 20 GPa , we chose the volume fraction more than 76%. Using silica particulate epoxy composites with the volume fraction 76%, 8-channel optical fiber array with dimensional tolerances below $1\;{\mu}m$ was manufactured by transfer molding technique using dies with the uniquely-designed core pin and precisely-machined zirconia ceramic V block. These optical fiber arrays showed optical loss variations within 0.4 dB under thermal cycling test and high temperature test.

Self-Adaptive Termination Check of Min-Sum Algorithm for LDPC Decoders Using the First Two Minima

  • Cho, Keol;Chung, Ki-Seok
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • 제11권4호
    • /
    • pp.1987-2001
    • /
    • 2017
  • Low-density parity-check (LDPC) codes have attracted a great attention because of their excellent error correction capability with reasonably low decoding complexity. Among decoding algorithms for LDPC codes, the min-sum (MS) algorithm and its modified versions have been widely adopted due to their high efficiency in hardware implementation. In this paper, a self-adaptive MS algorithm using the difference of the first two minima is proposed for faster decoding speed and lower power consumption. Finding the first two minima is an important operation when MS-based LDPC decoders are implemented in hardware, and the found minima are often compressed using the difference of the two values to reduce interconnection complexity and memory usage. It is found that, when these difference values are bounded, decoding is not successfully terminated. Thus, the proposed method dynamically decides whether the termination-checking step will be carried out based on the difference in the two found minima. The simulation results show that the decoding speed is improved by 7%, and the power consumption is reduced by 16.34% by skipping unnecessary steps in the unsuccessful iteration without any loss in error correction performance. In addition, the synthesis results show that the hardware overhead for the proposed method is negligible.

Multilayer thin Film technology as an Enabling technology for System-in-Package (SIP) and "Above-IC" Processing

  • Beyne, Eric
    • 한국마이크로전자및패키징학회:학술대회논문집
    • /
    • 한국마이크로전자및패키징학회 2003년도 International Symposium
    • /
    • pp.93-100
    • /
    • 2003
  • The continuing scaling trend in microelectronic circuit technology has a significant impact on the different IC interconnection and packaging technologies. These latter technologies have not kept pace with the IC scaling trends, resulting in a so-called“interconnect technology gap”. Multilayer thin film technology is proposed as a“bridge”- technology between the very high density IC technology and the coarse standard PCB technology. It is also a key enabling technology for the realisation of true“System-in-a-Package”(SIP) solutions, combining multiple“System-on-a-Chip”(SOC) IC's with other components and also integrating passive components in its layers. A further step is to use this technology to realise new functionalities on top of active wafers. These additional“above-IC”processed layers may e.g. be used for low loss, high speed on chip interconnects, clock distribution circuits, efficient power/ground distribution and to realize high Q inductors on chip.

  • PDF

RF-MEMS 소자의 웨이퍼 레벨 밀봉 패키징을 위한 열압축 본딩 (Thermocompression bonding for wafer level hermetic packaging of RF-MEMS devices)

  • 박길수;서상원;최우범;김진상;남산;이종흔;주병권
    • 센서학회지
    • /
    • 제15권1호
    • /
    • pp.58-64
    • /
    • 2006
  • In this study, we describe a low-temperature wafer-level thermocompression bonding using electroplated gold seal line and bonding pads by electroplating method for RF-MEMS devices. Silicon wafers, electroplated with gold (Au), were completely bonded at $320^{\circ}C$ for 30 min at a pressure of 2.5 MPa. The through-hole interconnection between the packaged devices and external terminal did not need metal filling process and was made by gold films deposited on the sidewall of the throughhole. This process was low-cost and short in duration. Helium leak rate, which is measured to evaluate the reliability of bonded wafers, was $2.7{\pm}0.614{\times}10^{-10}Pam^{3}/s$. The insertion loss of the CPW packaged was $-0.069{\sim}-0.085\;dB$. The difference of the insertion loss between the unpackaged and packaged CPW was less than -0.03. These values show very good RF characteristics of the packaging. Therefore, gold thermocompression bonding can be applied to high quality hermetic wafer level packaging of RF-MEMS devices.