• 한국세라믹학회지
• /
• 제39권3호
• /
• pp.278-285
• /
• 2002

화염가수분해증착(FHD : Flame Hydrolysis Deposition)공정으로 평면형 광수동소자를 구현하기 위한 1050$^{\circ}C$의 저온에서 실리카(silica)막을 형성하였다. 본 연구는 실리카 막을 저온에서 형성하기 위하여 B, P 의 함량을 증가시키면서 고밀화 온도 변화 및 고밀화 분위기에 따른 미세구조의 변화 등 고밀화 영향과 광학적 특성을 관찰하였다. He 분위기에서 고밀화한 경우 적정 고밀화 온도를 1050$^{\circ}C$까지 낮출 수 있었고, 그 결과 표면조도(Surface Roughness)가 5.6nm인 균질한 실리카 막을 저온에서 형성할 수 있었다.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2011년도 제40회 동계학술대회 초록집
• /
• pp.288-289
• /
• 2011

Indium Tin Oxide (ITO) is a typical highly Transparent Conductive Oxide (TCO) currently used as a transparent electrode material. Most widely used deposition method is the sputtering process for ITO film deposition because it has a high deposition rate, allows accurate control of the film thickness and easy deposition process and high electrical/optical properties. However, to apply high quality ITO thin film in a flexible microelectronic device using a plastic substrate, conventional DC magnetron sputtering (DMS) processed ITO thin film is not suitable because it needs a high temperature thermal annealing process to obtain high optical transmittance and low resistivity, while the generally plastic substrates has low glass transition temperatures. In the room temperature sputtering process, the electrical property degradation of ITO thin film is caused by negative oxygen ions effect. This high energy negative oxygen ions(about over 100eV) can be critical physical bombardment damages against the formation of the ITO thin film, and this damage does not recover in the room temperature process that does not offer thermal annealing. Hence new ITO deposition process that can provide the high electrical/optical properties of the ITO film at room temperature is needed. To solve these limitations we develop the Magnetic Field Shielded Sputtering (MFSS) system. The MFSS is based on DMS and it has the plasma limiter, which compose the permanent magnet array (Fig.1). During the ITO thin film deposition in the MFSS process, the electrons in the plasma are trapped by the magnetic field at the plasma limiters. The plasma limiter, which has a negative potential in the MFSS process, prevents to the damage by negative oxygen ions bombardment, and increases the heat(-) up effect by the Ar ions in the bulk plasma. Fig. 2. shows the electrical properties of the MFSS ITO thin film and DMS ITO thin film at room temperature. With the increase of the sputtering pressure, the resistivity of DMS ITO increases. On the other hand, the resistivity of the MFSS ITO slightly increases and becomes lower than that of the DMS ITO at all sputtering pressures. The lowest resistivity of the DMS ITO is $1.0{\times}10-3{\Omega}{\cdot}cm$ and that of the MFSS ITO is $4.5{\times}10-4{\Omega}{\cdot}cm$. This resistivity difference is caused by the carrier mobility. The carrier mobility of the MFSS ITO is 40 $cm^2/V{\cdot}s$, which is significantly higher than that of the DMS ITO (10 $cm^2/V{\cdot}s$). The low resistivity and high carrier mobility of the MFSS ITO are due to the magnetic field shielded effect. In addition, although not shown in this paper, the roughness of the MFSS ITO thin film is lower than that of the DMS ITO thin film, and TEM, XRD and XPS analysis of the MFSS ITO show the nano-crystalline structure. As a result, the MFSS process can effectively prevent to the high energy negative oxygen ions bombardment and supply activation energies by accelerating Ar ions in the plasma; therefore, high quality ITO can be deposited at room temperature.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2012년도 제42회 동계 정기 학술대회 초록집
• /
• pp.421-421
• /
• 2012

Graphene has drawn enormous attention owing to its outstanding properties, such as high charge mobility, excellent transparence and mechanical property. Synthesis of Graphene by chemical vapor deposition (CVD) is an attractive way to produce large-scale Graphene on various substrates. However the fatal limitation of CVD process is high temperature requirement(around $1,000^{\circ}C$), at which many substrates such as Al substrate cannot endure. Therefore, we propose plasma enhanced CVD (PECVD) and decrease the temperature to $400^{\circ}C$. Fig. 1 shows the typical structure of RF-PECVD instrument. The quality of Graphene is affected by several variables. Such as plasma power, distance between substrate and electronic coil, flow rate of source gas and growth time. In this study, we investigate the influence of these factors on Graphene synthesis in vacuum condition. And the results were checked by Raman spectra and conductivity measurement.

• 한국표면공학회지
• /
• 제37권3호
• /
• pp.146-151
• /
• 2004

Indium tin oxide (ITO) is widely used to make a transparent conducting film for various display devices and opto-electric devices. In this study, ITO films on glass substrate were fabricated by inductively coupled plasma (ICP) assisted dc magnetron sputtering. A two-turn rf coil was inserted in the process chamber between the substrate and magnetron for the generation of ICP. The substrates were not heated intentionally. Subsequent post-annealing treatment for as-deposited ITO films was not performed. Low-temperature deposition technique is required for ITO films to be used with heat sensitive plastic substrates, such as the polycarbonate and acrylic substrates used in LCD devices. The surface roughness of the ITO films is also an important feature in the application of OLEDs along with the use of a low temperature deposition technique. In order to obtain optimum ITO thin film properties at low temperature, the depositions were carried out at different condition in changing of Ar and $O_2$ gas mixtures, ICP power. The electrical, optical and structural properties of the deposited films were characterized by four-point probe, UV/VIS spectrophotometer, atomic force microscopy(AFM) and x-ray diffraction (XRD). The electrical resistivity of the films was -l0$^{-4}$ $\Omega$cm and the optical transmittance in the visible range was ＞85%. The surface roughness ( $R_{rms}$) was -20$\AA$.>.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2005년도 International Meeting on Information Displayvol.II
• /
• pp.940-943
• /
• 2005

The characteristics of a-Si:H TFTs with silicon oxide as passivation layer were reported. It was studied that the insulating characteristics and step coverage characteristics of low temperature silicon oxide before applying to a-Si:H TFT fabrications. With the optimum deposition conditions considering electrical and deposition characteristics, low temperature silicon oxide was applied to a-Si:H TFTs. The changes in characteristics of a-Si:H TFTs were analyzed after replacing silicon nitride passivation layer with low temperature silicon oxide layer. This low temperature silicon oxide can be adapted to high resolution a-Si:H TFT LCD panels.

• Current Photovoltaic Research
• /
• 제6권1호
• /
• pp.21-26
• /
• 2018

Beside several advantages, the PV power generation as a clean energy source, is still below the supply level due to high power generation cost. Therefore, the interest in fabricating low-cost thin film solar cells is increasing continuously. $Cu_2O$, a low cost photovoltaic material, has a wide direct band gap of ~2.1 eV has along with the high theoretical energy conversion efficiency of about 20%. On the other hand, it has other benefits such as earth-abundance, low cost, non-toxic, high carrier mobility ($100cm^2/Vs$). In spite of these various advantages, the efficiency of $Cu_2O$ based solar cells is still significantly lower than the theoretical limit as reported in several literatures. One of the reasons behind the low efficiency of $Cu_2O$ solar cells can be the formation of CuO layer due to atmospheric surface oxidation of $Cu_2O$ absorber layer. In this work, atomic layer deposition method was used to remove the CuO layer that formed on $Cu_2O$ surface. First, $Cu_2O$ absorber layer was deposited by electrodeposition. On top of it buffer (ZnO) and TCO (AZO) layers were deposited by atomic layer deposition and rf-magnetron sputtering respectively. We fabricated the cells with a change in the deposition temperature of buffer layer ranging between $80^{\circ}C$ to $140^{\circ}C$. Finally, we compared the performance of fabricated solar cells, and studied the influence of buffer layer deposition temperature on $Cu_2O$ based solar cells by J-V and XPS measurements.

• 한국초전도ㆍ저온공학회논문지
• /
• 제14권1호
• /
• pp.1-3
• /
• 2012

LMO($LaMnO_3$) buffer layer of superconducting coated conductor was deposited on IBAD-MgO template in the plasma atmosphere at $650^{\circ}C$ which is relatively low compared with conventional deposition temperature of more than $800^{\circ}C$. Deposition method of LMO was DC sputtering, and target and deposition chamber were connected to the cathode and anode respectively. When DC voltage was applied between target and chamber, plasma was formed on the surface of target. The tape substrate was located with the distance of 10 cm between target and tape substrate. When anode bias was connected to the tape substrate, electrons were attracted from plasma in target surface to the tape substrate, and only tape substrate was heated by electron bombardment without heating any other zone. The effect of electron bombardment on the surface of substrate was investigated by increasing bias voltage to the substrate. We found out that the sample of electron bombardment had the effect of surface heating and had good texturing at low controlling temperature.

• Journal of Information Display
• /
• 제11권3호
• /
• pp.109-112
• /
• 2010

The solid phase compositions and dielectric properties of silicon nitride ($SiN_x$) films prepared using the plasma enhanced chemical vapor deposition (PECVD) technique at a low temperature ($200^{\circ}C$) were studied. Controlling the source gas mixing ratio, R = $[N_2]/[SiH_4]$, and the plasma power successfully produced both silicon-rich and nitrogen-rich compositions in the final films. The composition parameter, X, varied from 0.83 to 1.62. Depending on the film composition, the dielectric properties of the $SiN_x$ films also varied substantially. Silicon-rich silicon nitride (SRSN) films were obtained at a low plasma power and a low R. The photoluminescence (PL) spectra of these films revealed the existence of nano-sized silicon particles even in the absence of a post-annealing process. Nitrogen-rich silicon nitride (NRSN) films were obtained at a high plasma power and a high R. These films showed a fairly high dielectric constant ($\kappa$ = 7.1) and a suppressed hysteresis window in their capacitance-voltage (C-V) characteristics.

• 태양에너지
• /
• 제15권2호
• /
• pp.91-99
• /
• 1995

분무열분해법으로 $SnO_2$ 박막을 증착하여 반응변수들이 증착에 미치는 영향을 연구하였다. 분무용액의 농도가 0.01M인 경우 증착온도가 낮을 때에는 증착과정이 표면반응의 지배를 받으며 증착온도가 증가함에 따라 $400^{\circ}C$까지는 물질전달의 지배율이 증가한다. $400^{\circ}C$ 이상에서는 분무압력이 낮을 때는 물질전달의 지배율이 증가한다. $400^{\circ}C$ 이상에서는 분무압력이 낮을 때는 물질전달에 의해, 분무압력이 높을 때는 표면반응에 의해 지배를 받는다. 분무용액의 농도가 증가함에 따라 증착속도는 증가하였으며 본 실험의 경우 Rideal-Eley 기구에 의해 증착반응이 일어났다. 기판의 온도가 증가함에 따라 증착속도는 증가하다가 $400^{\circ}C$ 이상에서는 균일한 핵생성에 의하여 증착속도는 감소하였다. 분무지속 시간에 비례하여 증착층의 두께는 증가하였으며 기판과 증착층간에는 물리적인 접착을 이루고 있다.

• 한국신재생에너지학회:학술대회논문집
• /
• 한국신재생에너지학회 2009년도 추계학술대회 논문집
• /
• pp.373-376
• /
• 2009

CdTe thin films for photovoltaic cell devices were deposited on the glass substrates by solution-based deposition methods, at low temperature processing conditions. In order to characterize physical, optical, and electronic properties of CdTe light absorbing polycrystalline material, a series of analysis was carried out in this study.