• Journal of Korea Society of Industrial Information Systems
• /
• v.18 no.6
• /
• pp.9-16
• /
• 2013

Bio-impedance measurement system(BMS) is non-invasive and easy to implement a measurement method that allows determining the water content of a patient. The measurement conditions, the hardware specifications and the configurations of BMS devices must be well chosen in order to get correct and reproducible results. BMS was then conducted for the limbs and the thoracic using a lock-in amplifier and LabView control system with a frequency range of 1kHz-100kHz. From both the measurement data and the simulation results, we verified that the parameters in the proposed equivalent model and the trend of impedance variation according to the multi-frequency of applied current source are similar to those of human body. We believe that the real-time BMS developed in this study is highly reliable and applicable to the research on the clinical characteristics of the human being's impedance.

• Journal of Oral Medicine and Pain
• /
• v.19 no.1
• /
• pp.93-103
• /
• 1994

In order to evaluate thelong-term results of conservative treatment on TMJ closed lock, a follow-up study of thirst-two patients was performed 2 to 7 year after treatment. Evaluating method included the questionnaire, clinical examination, transcranial radiograph and mandibular kinesiography. The results were as follows : Seventy-eight percents of patients reported that symptoms were reduced completely or considerably. Recurrent headache was improved after treatment (72 percents of success rate). There was a significant decrease in VAS after treatment and at follow-up comparing with that of before treatment(p<0.01). Most common variable of Helkimo's clinical dysfunction index at follow-up was impared TMJ function. There was a significant decrease in Fricton's craniomandibular index and dysfunction index(p<0.01) Mean interincisal distance was increased by 14.07mm after treatment and was also increased at follow-up by 2.80mm comparing with that of after treatment(p<0.01). Before treatment, condylar translation measurements of affected and non-affected sides on the transcranial radiograph were 4.89±3.20mm and 9.09±3.73mm respectively and at follow- up examination, those were 14.98±4.77 and 17.05±4.35mm respectively. At follow-up, condylar translation were increased significantly comparing with those of before treatment(p<0.01). In 93.1% of patients, the condylar position of affected side at maximum mouth opening was behind the articular eminence before treatment but the percentage was decreased to 13.8% at follow-up(p<0.01). The pattern and range of mandibular movements at follow-up examination were similar to the typical normal movements. And in 16 cases showing lateral deviation of opening path, the deviation was directed to the affected and non-affected sides with the same frequency.

• Electrical & Electronic Materials
• /
• v.9 no.5
• /
• pp.476-482
• /
• 1996

The multi-dielectric layer SiO$_{2}$/Si$_{3}$N$_{4}$/SiO$_{2}$(ONO) is used to improve electrical capacitance and to scale down the memory device. In this paper, improvement of the capacitance by reducing the bottom oxide thickness in the nitride deposition with load lock(L/L) vacuum system is studied. Bottom oxide thickness under the nitride layer is measured by ellipsometer both in L/L and non-L/L systems. Both results are in the range of 3-10.angs. and 10-15.angs., respectively, independent of the nitride and top oxide thickness. Effective thickness and cell capacitance for SONOS capacitor are in the range of 50-52.angs. and 35-37fF respectively in the case of nitride 70.angs. in L/L vacuum system. Compared with non-L/L system, the bottom oxide thickness in the case of L/L system decreases while cell capacitance increases about 4 fF. The results obtained in this study are also applicable to ONO scaling in the thin bottom oxide region of memory stacked capacitor.

• Journal of Institute of Control, Robotics and Systems
• /
• v.19 no.3
• /
• pp.275-280
• /
• 2013

Conventional proportional navigation guidance law is not adequate for missiles with a strapdown seeker, because the strapdown seeker cannot measure line-of-sight rate directly. This paper suggests a guidance loop design method, in which the look angle, measured by the strapdown seeker directly, is controlled to deliver a missile to a target. Basically, the look angle control loop is regarded as an attitude control loop. By using the proposed method, it is possible to shape the midcourse trajectory by choosing the reference look angle properly. The look angle control loop can robustly maintain target lock-on against disturbances because the target is always captured in the field of view of the seeker. The performance of the proposed method is verified via 6-DOF simulations of a true short range tactical missile model.

• Journal of the Korean Society for Precision Engineering
• /
• v.22 no.11 s.176
• /
• pp.173-181
• /
• 2005

We report on the design and fabrication of an electrostatic 2-axis MEMS stage possessing a platform with a size of $5{times}5mm^2$. The stage, as a key component, would be used in developing probe-based storage devices in the future. It was fabricated by forming numerous $5{\times}5{\mu}m^2$ etching holes in the central platform, as a result, reducing the total number of masks to 1, thereby simplifying the whole fabrication process. Experimental results show that the driving range of the stage was $32{\mu}m$ at the supplied voltage of 20V and the natural frequency was approximately 300Hz. The mechanical coupling between x- and y-motion was also measured and verified to be $25\%$.

• Proceedings of the KIEE Conference
• /
• 2000.07d
• /
• pp.3097-3099
• /
• 2000

In this paper, we design PLL for a low jitter and fast locking time that is used a new simple precharged CMOS phase frequency detector(PFD). The proposed PFD has a simple structure with using only 18 transistors. Futhermore, the PFD has a dead zone 25ps in the phase characteristic which is important in low jitter applications. The phase and frequency error detection range is not limited as the case of other precharge type PFDs. the simulation results base on a third order PLL are presented to verify the lock in process with the proposed PFD. the PLL using the new PED is designed using 0.25${\mu}m$ CMOS technology with 2.5V supply voltage.

• Wind and Structures
• /
• v.16 no.5
• /
• pp.457-476
• /
• 2013

This paper presents theoretical background for a semi-empirical, mathematical model of critical vortex excitation of slender structures of compact cross-sections. The model can be applied to slender tower-like structures (chimneys, towers), and to slender elements of structures (masts, pylons, cables). Many empirical formulas describing across-wind load at vortex excitation depending on several flow parameters, Reynolds number range, structure geometry and lock-in phenomenon can be found in literature. The aim of this paper is to demonstrate mathematical background of the vortex excitation model for a theoretical case of the structure section. Extrapolation of the mathematical model for the application to real structures is also presented. Considerations are devoted to various cases of wind flow (steady and unsteady), ranges of Reynolds number and lateral vibrations of structures or their absence. Numerical implementation of the model with application to real structures is also proposed.

• Tribology and Lubricants
• /
• v.30 no.3
• /
• pp.183-188
• /
• 2014

In this paper, we present our analysis of tribological failure examples for an anti-lock brake system(ABS) in a car. The study range of this paper is to improve the quality of ABS system by analyzing with sensor, computer, actuator and oil lines. In the first example, the brake leak from hydraulic supply line in a caliper on the rear left side of the ABS hydraulic modulator. This produces the sponge phenomenon, where the car does not brake even when the driver operates the brake pedal. The hydraulic unit operating ABS is actuator that play role regulating drive condition according with the oil pressure supplied with wheel of a car. In the second example, the service man does not completely tighten the fixed bolt after repairing the car. This causes the ABS warning lamp to light up as the ABS wheel speed sensor cannot detect whether the ABS has been activated. In the third example, the ABS electronic control unit is separated from the soldered part of the inner circuit board. Consequently, the ABS fails in control because the ABS motor pump receives no-signal for the hydraulic unit. The wheel speed sensor has to large durability because of giving signal of acting condition to computer by detected the acceleration and deceleration of wheel of a car. In the fourth example, the ABS warning lamp lights up of when cracks propagate in the circuit board soldering part. The circuit of this computer is very important part for input and output the operating signal of system. Such failures can aggravate the durability of the ABS. Thus, the ABS needs to be optimized to eliminate malfunction phenomenon.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.4 no.4
• /
• pp.247-252
• /
• 2009

This paper presents an Integer-N phase-locked loop (PLL) frequency synthesizer using a novel prescaler based on a charge pump and clock triggering circuit. A quadrature VCO has been designed for the 900MHz UHF RFID application. In this circuit, a voltage-controlled oscillator(VCO), a novel Prescaler, phase frequency detector(PFD), charge pump(CP), and analog lock detector(ALD) have been integrated with 0.35-${\mu}m$CMOS process. The integer divider has been developed with a verilog-HDL module, and the PLL mixed mode simulation has been performed with Spectre-Verilog co-simulator. The sweep range of VCO is designed from 828 to 960 MHz and the VCO generates four phase quadrature signals. The simulation results show that the phase noise of VCO is -102dBc/Hz at 100 KHz offset frequency, and the maximum lock-in time is about 4us with 32MHz step change (from 896 to 928 MHz).

• Journal of the Korean Society of Industry Convergence
• /
• v.21 no.6
• /
• pp.265-271
• /
• 2018

DC-DC buck converter is a critical building block in the power management integrated circuit (PMIC) architecture for the portable devices such as cellular phone, personal digital assistance (PDA) because of its power efficiency over a wide range of conversion ratio. To ensure a safe operation, avoid unexpected damages and enhance the reliability of the converter, fully-integrated protection circuits such as over voltage protection (OVP), under voltage lock out (UVLO), startup, and thermal shutdown (TSD) blocks are designed. In this paper, these three fully-integrated protection circuit blocks are proposed for use in the DC-DC buck converter. The buck converter with proposed protection blocks is operated with a switching frequency of 1 MHz in continuous conduction mode (CCM). In order to verify the proposed scheme, the buck converter has been designed using a 180 nm CMOS technology. The UVLO circuit is designed to track the input voltage and turns on/off the buck converter when the input voltage is higher/lower than 2.6 V, respectively. The OVP circuit blocks the buck converter's operation when the input voltage is over 3.3 V, thereby preventing the destruction of the devices inside the controller IC. The TSD circuit shuts down the converter's operation when the temperature is over $85^{\circ}C$. In order to verify the proposed scheme, these protection circuits were firstly verified through the simulation in SPICE. The proposed protection circuits were then fabricated and the measured results showed a good matching with the simulation results.