• Title/Summary/Keyword: Load Power Factor

Search Result 844, Processing Time 0.029 seconds

Optimized LCL filter Design Method of Utility Interactive Inverter (계통연계형 인버터의 LCL필터 최적 설계기법)

  • Jung, Sang-Hyuk;Choi, Se-Wan
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.18 no.1
    • /
    • pp.103-109
    • /
    • 2013
  • The conventional LCL filter design method of the utility interactive inverter considers only harmonics attenuation of the current injected to the grid. However, in case of utility-interactive inverter with critical load the voltage quality of the critical load should also be considered for LCL filter design. Also, considering cost and volume of LCL filters. it is important to have minimum values of inductance and capacitance as far as the harmonic standards are satisfied. In this paper a LCL filter design method is proposed to satisfy not only the harmonic standards of the grid current during the grid-connected mode but the voltage quality of the critical load during grid-connected mode and stand-alone mode. With the proposed method optimized values of LCL filters could be obtained by applying weighting factor to voltage ripple across the critical load, inductor volume, amount of reactive current and system bandwidth.

Analysis of Voltage Regulation by DSTATCOM - Using the EMTDC Program

  • Jeon Young-Soo;Kwak No-Hong;Choo Jin-Boo
    • Journal of Power Electronics
    • /
    • v.5 no.4
    • /
    • pp.329-334
    • /
    • 2005
  • The DSTATCOM(Distribution Static Synchronous Compensator) is one of the Custom Power Devices that can regulate voltage. The DSTATCOM operates as a shunt connected static var compensator whose capacitive or inductive output current can be controlled independent of the system voltage. The magnitude of the compensated voltage is limited by characteristics of the system and the load. Compensation capability of the DSTATCOM which can inject 1 MVAR reactive power was simulated by EMTDC under several conditions. This paper analyzes the effect of the DSTATCOM's compensation considering the length and kind of distribution line, the power factor and magnitude of the load, and the duration and magnitude of the voltage variation.

Design Parameters of Small Hydro Power Sites for River Systems(I) (소수력발전입지의 수계별 설계변수 특성(I))

  • Park, Wan-Soon;Lee, Chul-Hyung
    • Journal of the Korean Solar Energy Society
    • /
    • v.30 no.4
    • /
    • pp.86-91
    • /
    • 2010
  • The characteristics of hydrologic design parameters for small hydro power(SHP) sites located in four major river systems have been studied. The model, which can predict flow duration characteristic of stream, was developed to analyze the variation of inflow. And another model to predict hydrologic performance for SHP plants is established. The results from hydrologic performance analysis for SHP sites located on five major river systems based on the models developed in this study show that the specific design flowrate and specific output of SHP site have large difference between the river systems. The load factor, however, have small difference compared with specific design flowrate and specific output for all river systems. Also, it was found that the models developed in this study can be used to predict the primary design specifications of SSHP plants effectively.

Hydrologic Performance Change of Small Scale Hydro Power Plant with Rainfall Condition Change (강우형태변화에 의한 소수력발전소 수문학적 성능의 변화)

  • Park, Wan-Soon;Lee, Chul-Hyung
    • Journal of the Korean Solar Energy Society
    • /
    • v.29 no.6
    • /
    • pp.56-61
    • /
    • 2009
  • The effects of design parameters for small scale hydro power(SSHP) plants due to climate change have been studied. The model to predict hydrologic performance for SSHP plants is used in this study. The results from analysis far rainfall conditions based on KIER model show that the capacity and load factor of SSHP site had large difference between the period. Especially, the hydrologic performance of SSHP site due to rainfall condition of recent period varied in design flowrate sensitively. However climate change gave small effect in load factor of existing SSHP plant. And also, the methodology represented in this study can be used to decide the primary design specifications of SSHP sites.

A Study on TCR Control Strategy in Hot Rolled Mill at POSCO (열연공장 TCR용 FC 설계기술 개발)

  • 이왕하;박기원;박병주;김덕규
    • The Transactions of the Korean Institute of Electrical Engineers A
    • /
    • v.52 no.10
    • /
    • pp.577-583
    • /
    • 2003
  • The control method of Thyristor Controlled Reactor(TCR) is described in this paper for compensating the poor power factor, unbalanced and/or nonlinear load. Also, auxiliary controller such as DC current and power-factor controller is described. The reference current of TCR is calculated from the active and reactive Current components for each of the positive and negative sequence components in the load Currents. This reactive power control technique was verified by simulation program and will be used in 5Mvar TCR system, which will be installed next year at hot rolled mill at POSCO, located in Kwang-Yang.

A Study on the computation of currents in the three-level PWM inverter (3-레벨 PWM 인버터 전류산정에 관한 연구)

  • 김광섭;서범석;현동석
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.45 no.3
    • /
    • pp.341-351
    • /
    • 1996
  • The values for the average and rms currents in a three-level PWM inverter are required in order to select the various components such as power semiconductor devices, capacitors and reactors of inverter circuit. And those are very useful for the designing of the heat sink. In this paper, therefore, the simple current equations are proposed for a three-level PWM inverter. Analysis of inverter current waveforms indicate that the average and rms inverter currents are dependent on the load power factor and PWM modulation index (Ma). Error analysis and experiment results verify the effectiveness of the proposed current equations. (author). refs., figs., tabs.

  • PDF

Design of a IA-Fuzzy Precompensated PID Controller for Load Frequency Control of Power Systems (전력시스템의 부하주파수 제어를 위한 IA-Fuzzy 전 보상 PID 제어기 설계)

  • 정형환;이정필;정문규;김창현
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.26 no.4
    • /
    • pp.415-424
    • /
    • 2002
  • In this paper, a robust fuzzy precompensated PID controller using immune algorithm for load frequency control of 2-area power system is proposed. Here, a fuzzy precompensated PID controller is designed as a fuzzy logic based precompensation approach for PID controller. This scheme is easily implemented by adding a fuzzy precompensator to an existing PID controller. We optimize the fuzzy precompensator with an immune algorithm for complementing the demerit such as the difficulty of the component selection of fuzzy controller, namely, scaling factor, membership function and fuzzy rules. Simulation results show that the proposed robust load frequency controller can achieve good performance even in the presence of generation rate constraints.

An Allocation Strategy for Direct Load Control Program Resources in Power Systems (전력계통운전상황을 고려한 직접부하제어자원의 배분전략)

  • Cho, K.S.;Lee, C.J.;Park, J.B.;Shin, J.R.;Kim, H.C.
    • Proceedings of the KIEE Conference
    • /
    • 2003.11a
    • /
    • pp.444-446
    • /
    • 2003
  • This paper deals with an allocation strategy for the resources of direct load control program, which is considered the operating states in power systems. The existing approaches, load shedding priority algorithm, curtailment payback based algorithm and mixed curtailment algorithm, are based on the uniform allocation strategy. These approaches are not taken into account the operating states in power systems. So, under the critical operating condition, direct load control resource is evaluated by introducing the congestion factor.

  • PDF

A New Control Scheme of the Line-Interactive UPS Using the Series Active Compensator (직렬 능동 보상기를 이용한 Line-Interactive UPS의 새로운 제어 기법)

  • Jang, Hoon;Lee, Woo-Cheol;Hyun, Dong-Seok
    • The Transactions of the Korean Institute of Electrical Engineers B
    • /
    • v.52 no.8
    • /
    • pp.405-412
    • /
    • 2003
  • This paper presents a three-phase Line-Interactive uninterruptible power supply (UPS) system with series-parallel active power-line conditioning capabilities, using synchronous reference frame (SRF) based controller, which allows an effective power factor correction, source harmonic voltage compensation, load harmonic current suppression, and output voltage regulation. The three-phase UPS system consists of two active power compensator topologies. One is a series active compensator, which works as a voltage source in phase with the source voltage to have the sinusoidal source current and high power factor under the deviation and distortion of the source voltage. The other is a parallel active compensator which works as a conventional sinusoidal voltage source in phase with the source voltage, providing to the load a regulated and sinusoidal voltage with low THD (total harmonic distortion). The control algorithm using SRF method and the active power flow through the Line-interactive UPS systems are described and studied. The simulation and experimental results are depicted in this paper to show the effect of the proposed algorithm.

An Integrated Circuit design for Power Factor Correction (역률 개선 제어용 집적회로의 설계)

  • Lee, Jun-Sung
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.51 no.5
    • /
    • pp.219-225
    • /
    • 2014
  • This paper describes an IC for Power Factor Correction. It can use electrical appliances which convert power from AC to DC. The power factor can be influenced not only phase difference of voltage and current but also sudden change of current waveform. This circuit enables current wave supplied to load by close to sinusoidal and minimum phase difference of voltage and current waveform. A self oscillated 10[kHz]~100[kHz] pulse signal converted to PWM waveform and it chops rectified full wave AC power which flows to load device. The multiplier and zero current detector circuit, UVLO, OVP, BGR circuits were designed. This IC has been designed and whole chip simulation use 0.5[um] double poly, double metal 20[V] CMOS process.