• Journal of Multimedia Information System
• /
• v.2 no.3
• /
• pp.287-294
• /
• 2015

We are living in epoch of information when Internet touches all aspects of our lives. Therefore, it provides a plenty of services each of which benefits people in different ways. Electronic Mail (E-mail), File Transfer Protocol (FTP), Voice/Video Communication, Search Engines are bright examples of Internet services. Between them Social Network Services (SNS) continuously gain its popularity over the past years. Most popular SNSs like Facebook, Weibo and Twitter generate millions of data every minute. Twitter is one of SNS which allows its users post short instant messages. They, 100 million, posted 340 million tweets per day (2012)[1]. Often big amount of data contains lots of noisy data which can be defined as uninteresting and unclassifiable data. However, researchers can take advantage of such huge information in order to analyze and extract meaningful and interesting features. The way to collect SNS data as well as tweets is handled by crawlers. Twitter crawler has recently emerged as a great tool to crawl Twitter data as well as tweets. In this project, we develop Twitter Crawler system which enables us to extract Twitter data. We implemented our system in Java language along with MySQL. We use Twitter4J which is a java library for communicating with Twitter API. The application, first, connects to Twitter API, then retrieves tweets, and stores them into database. We also develop crawling strategies to efficiently extract tweets in terms of time and amount.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.2 no.1
• /
• pp.59-66
• /
• 2001

Networked Virtual Reality systems provide a consistent virtual world to the users, possibly ditributed across long distance, and have been widely applied in the military war game, network game. edutainment, architectural areas, and shopping mall etc. Large processing requirements. however. made these systems be mainly researched on the platforms of high-performence system graphics workstations. This study paper Presents several problems when networked virtual reality systems are implemented on commodity Internet : two problems related with 3D graphical Processing, and the other related with network bandwidth and transmission delay. We also suggest solutions to these problems and analyze their performance effect based on an architectural simulation application.

• Journal of Microbiology and Biotechnology
• /
• v.17 no.7
• /
• pp.1083-1089
• /
• 2007

Because of their selectivity and catalytic efficiency, BVMOs are highly valuable biocatalysts for the chemoenzymatic synthesis of a broad range of useful compounds. In this study, we investigated the microbial Baeyer-Villiger oxidation and sulfoxidation of thioanisole and bicyclo[3.2.0]hept-2-en-6-one using whole Escherichia coli cells that recombined with each of the Baeyer-Villiger monooxygenases originated from Pseudomonas aeruginosa PAOl and two from Streptomyces coelicolor A3(2). The three BVMOs were identified in the microbial genome database by a recently described protein sequence motif; e.g., BVMO motif(FXGXXXHXXXW). The reaction products were identified as (R)-/(S)-sulfoxide and 2-oxabicyclo/3-oxabicyclo[3.3.0]oct-6-en-2-one by GC-MS analysis. Consequently, this study demonstrated that the three enzymes can indeed catalyze the Baeyer-Villiger reaction as a biocatalyst, and effective annotation tools can be efficiently exploited as a source of novel BVMOs.

• The Transactions of the Korea Information Processing Society
• /
• v.4 no.5
• /
• pp.1182-1195
• /
• 1997

When we present some information, we can use application programs through multinedia-based authoring tools. Especially.many programers proposed to improve its intergration time and reduce programming speed and easy to use. However, multimedia based authoring tools have not all of programming methodolgies and do not supply special functions from user's request. Therefore, we have to apply effective functions through high-level programming languages.In this paper, we propose to use small appkication prograns through linking methods, So we reduce overhead from memory loading In authoring tools, we can use MCI(media control interface) call functions for playback audio files.we development ATS(Auto Transition System) for several functions-close MCI call audio files, get object status, page-to page trancition.We evidently show that an optimal configuration of presentation obtained by ATS algorithm.

• The KIPS Transactions:PartD
• /
• v.8D no.1
• /
• pp.1-9
• /
• 2001

The SQL CLl (Call Level Interface) is a database application programming interface (API) that fits the client-server environment, and its de facto standards such as ODBC and JDBC are widely employed in various applications. The current SQL CLl standards, however, do not specify enough features for efficient retrieval of large objects (LOBs) that constitute the multimedia data. In this paper, we propose the LOB caching through the SQL CLl and describe the extension of the SQL eLl to achieve such a goal. We implement our proposal by extending the SQL CLl library for BADA - II DBMS developed at ETRI, and evaluate the performance of LOB retrieval through the cache compared to that of LOB retrieval conducted solely with the functions specified in the current SQL CLl standards.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.33A no.10
• /
• pp.186-194
• /
• 1996

The SliM (sliding memory plane) array processor has been proposed to alleviate disadvantages of existing mesh-connected SIMD(single instruction stream- multiple data streams) array processors, such as the inter-PE(processing element) communication overhead, the data I/O overhead and complicated interconnections. This paper presents the deisgn and implementation of SliM image processor ASIC (application specific integrated circuit) chip consisting of mesh connected 5 X 5 PE. The PE architecture implemented here is quite different from the originally proposed PE. We have performed the front-end design, such as VHDL (VHSIC hardware description language)modeling, logic synthesis and simulation, and have doen the back-end design procedure. The SliM ASIC chip used the VTI 0.8$\mu$m standard cell library (v8r4.4) has 55,255 gates and twenty-five 128 X 9 bit SRAM modules. The chip has the 326.71 X 313.24mil$^{2}$ die size and is packed using the 144 pin MQFP. The chip operates perfectly at 25 MHz and gives 625 MIPS. For performance evaluation, we developed parallel algorithms and the performance results showed improvement compared with existing image processors.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2005.07b
• /
• pp.1611-1614
• /
• 2005

In this paper, a new multi-view 3D video communication system for real-time Reality teleconferencing application is proposed by usin gthe IEEE 1394 digital cameras, Intel Xeon server computer system and Microsoft's DirectShow programming library and its performance is analyzed in terms of image-grabbing frame rate and number of views. The captured two-view image data is compressed by extraction of disparity data between them and transmitted to another client system through the communication network, in which multi-view could be synthesized with this received 2-view data using the intermediate view reconstruction technique and displayed on the multi-view 3D display system. From some experimental results, it is found that the proposed system can display 16-view 3D images with a gray of 8bits and a frame rate of 15fps.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.32 no.5B
• /
• pp.286-294
• /
• 2007

In ASIP design, compiler is required for performance evaluation of processors being designed. The design of machine specific compiler is time consuming. This paper presents the system which generates C compiler from MDL descriptions. Compiler generation using MDL can support user retargetability and concurrency between compiler design and processor design. However, it must overcome semantics gap between compiler and machine. To handle this problem, the proposed system maps behavioral descriptions to library which contains abstract behavior for each tree pattern. Using mapped instructions and information on register file usage, the proposed system generates back-end interface function of the compiler. Generated compilers, for MIPS R3000, ARM9 cores, have been proved by application programs written in C code.

• The Transactions of the Korean Institute of Electrical Engineers C
• /
• v.54 no.5
• /
• pp.185-189
• /
• 2005

This paper focuses on the design for Rx/Tx switch module of GSM(global standard mobile) band, characterization of a miniature, low power and dual-band implementation of the front-end switch module with low-pass filer And the effort to make agreement between the simulated design and the measured data for these solutions takes the place through accumulated design and manufacturing data library. We present the design, modeling and measurement of switch module integrating GSM Rx/Tx switching circuit and LPF(low pass filter) on a LTCC(low temperature co-fired ceramic) substrate. For GSM application, insertion and return loss of the low pass filter designed was less than 0.3 dB which was less than 12.7 dB at 900 MHz. The LTCC switch module contained 10 embedded passives and 3 surface mount components integrated on 4.6$\times$4.8$\times$1.2 mm, 6-layer multi-layer integrated circuit. The insertion loss of switch module measured at 900 MHz was 11 dB. In both of the design approach yielded excellent agreement between measured and simulated results.

• Journal of the Korean Institute of Telematics and Electronics C
• /
• v.34C no.9
• /
• pp.53-60
• /
• 1997

In this paper, an efficient BILBO(named EBILBO) is proposed for batch testing application when a BIST (built-in self test) circuit is implemented on ASIC. In a large and complex circuit, the proposed algorithm of batch testing has one pin-count that can easily control 4 test modes in the normal speed of circuit operation. For the implementation of the BIST cifcuit, the test patern needed is generated by PRTPG(pseudo-random test pattern generator) and the ouput is observed by proposed algorithm is easily modified, such as the modelling of test pattern genration, signature EBILBO area and performance of the implemented BIST are evaluated using ISCAS89 benchmark circuits. As a resutl, in a circuit above 600 gates, it is confirmed that test patterns are genrated flexibly about 500K as EBILBO area is 59%, and the range of fault coverage is from 88.3% to 100%. And the optimized operation frequency of EBILBO designed and the area are 50MHz and 150K respectively. On the BIST circit of the proposed batch testing, the test mode of EBILBO is able to execute as realtime that has te number of s$\^$+/n$\^$+/(2s/2p-1) clocks simultaneously with the normal mode of circuit operation. Also the proposed algorithm is made of the library with VHDL coding thus, it will be widely applied to DFT (design for testability) that satisfies the design and test field.