• 제목/요약/키워드: LC circuit

검색결과 271건 처리시간 0.026초

Fault Current Waveform Analysis of a Flux-Lock Type SFCL According to LC Resonance Condition of Third Winding

  • Lim, Sung-Hun
    • Journal of Electrical Engineering and Technology
    • /
    • 제3권2호
    • /
    • pp.213-217
    • /
    • 2008
  • The flux-lock type superconducting fault current limiter(SFCL) can apply the magnetic field into the high-$T_C$ superconducting(HTSC) element by adopting the magnetic field coil in its third winding. To apply the magnetic field into the HTSC element effectively, the capacitor for LC resonance is connected in series with the magnetic field coil. However, the current waveform of third winding for the application of the magnetic field is affected by the LC resonance condition for the frequency of the source voltage and can affect the waveform of the limited fault current. In this paper, the current waveform of the third winding in the flux-lock type SFCL according to LC resonance condition during a fault period was analyzed. From the differential equation for its electrical circuit, the current equation of the third winding was derived and described with the natural frequency and the damping ratio as design parameters. Through the analysis according to the design parameters of the third winding, the waveform of the limited fault current was confirmed to be influenced by the current waveform of the third winding and the design condition for the stable fault current limiting operation of this SFCL was obtained.

차동 이차 고조파 출력을 갖는 CMOS LC 전압조정발진기 (A CMOS LC VCO with Differential Second Harmonic Output)

  • 김현;신현철
    • 대한전자공학회논문지SD
    • /
    • 제44권6호
    • /
    • pp.60-68
    • /
    • 2007
  • 발진기를 구성하는 교차결합된 P형 및 N형 트랜지스터의 공통 소스 단자로부터 기본 발진주파수의 이차 고조파 신호를 차동으로 출력하는 전압조정발진기를 제안하였다. 공통소스단자의 임피던스를 최적화하고 발진기를 전압제한영역에서 동작시키면 차동 이차 고조파 신호가 모든 공정/온도/공급전압의 코너에서 진폭차와 위상차가 $0{\sim}1.6dB$ 이고 $+2.2^{\circ}{\sim}-5.6^{\circ}$ 범위 안에서 유지됨을 확인할 수 있었다. 또한 진폭/위상 오차를 보정할 수 있는 임피던스 튜닝 회로도 사용하였다. 제안된 구조를 검증하기 위해 5 GHz 차동 이차고조파를 발생하는 전압조정발진기를 $0.18-{\mu}m$ CMOS 공정을 통해 설계 제작하였다. 이차고조파의 차동출력의 차이인 에러 신호는 임피던스 튜닝 회로를 통하여 -70 dBm이라는 낮은 수준으로 측정되었다. 따라서 CMOS LC 전압조정발진기가 진폭차가 0.34 dB 이고 위상차가 $1^{\circ}$ 인 만족할만한 차동의 이차고조파 신호를 출력하고 있음을 확인하였다.

Single-Phase Improved Auxiliary Resonant Snubber Inverter that Reduces the Auxiliary Current and THD

  • Zhang, Hailin;Kou, Baoquan;Zhang, He;Zhang, Lu
    • Journal of Power Electronics
    • /
    • 제16권6호
    • /
    • pp.1991-2004
    • /
    • 2016
  • An LC filter is required to reduce the output current ripple in the auxiliary resonant snubber inverter (ARSI) for high-performance applications. However, if the traditional control method is used in the ARSI with LC filter, then unnecessary current flows in the auxiliary circuit. In addressing this problem, a novel load-adaptive control that fully uses the filter inductor current ripple to realize the soft-switching of the main switches is proposed. Compared with the traditional control implemented in the ARSI with LC filter, the proposed control can reduce the required auxiliary current, contributing to higher efficiency and DC-link voltage utilization. In this study, the detailed circuit operation in the light load mode (LLM) and the heavy load mode (HLM) considering the inductor current ripple is described. The characteristics of the improved ARSI are expressed mathematically. A prototype with 200 kHz switching frequency, 80 V DC voltage, and 8 A maximum output current was developed to verify the effectiveness of the improved ARSI. The proposed ARSI was found to successfully operate in the LLM and HLM, achieving zero-voltage switching (ZVS) of the main switches and zero-current switching (ZCS) of the auxiliary switches from zero load to full load. The DC-link voltage utilization of the proposed control is 0.758, which is 0.022 higher than that of the traditional control. The peak efficiency is 91.75% at 8 A output current for the proposed control, higher than 89.73% for the traditional control. Meanwhile, the carrier harmonics is reduced from -44 dB to -66 dB through the addition of the LC filter.

Circuit Model Analysis for Traces that Cross a DGS

  • Jung, Kibum;Lee, Jongkyung;Chung, Yeon-Choon;Choi, Jae-Hoon
    • Journal of electromagnetic engineering and science
    • /
    • 제12권4호
    • /
    • pp.240-246
    • /
    • 2012
  • This paper presents a novel modeling technique for traces that cross a defected ground structure. A simple and accurate equivalent circuit model provides clear insight into the coupling mechanism between a microstrip line and a slot or split. The circuit models consist of a transformer as the coupling mechanism and LC resonators as the ground with a slot or split structure. Resistors, capacitors, and inductors are added to the model to increase accuracy and equivalence at high frequency. Simulated and measured S-parameters are presented for defected ground structures. The accuracy and validity of the proposed equivalent circuit model is verified by evaluation of the S-parameter characteristics of the defected ground structures and comparison with measured results.

Nic 회로의 구성 및 발진회로에의 응용에 관한 연구 (A study on the construction of nic circuit and ists application to oscilation circuit)

  • 김명기
    • 대한전자공학회논문지
    • /
    • 제11권6호
    • /
    • pp.16-24
    • /
    • 1974
  • 본 논문은 종래의 NIC회로의 구성방법을 종합하여 일반화하는 방법으로써 파라미터 제어회로와 전압 또는 전류제어회로에 의한 NIC구성방법을 제시하였다. 그리고 FET에 의해 개방 및 단락안정형 NIC회로를 구성하고 회로해석에 의한 임피던스와 실험치를 비교하여 NIC특성을 확인하고 회로해석이 타당함을 검토 확인하였다. 또한 병렬 LC를 NIC와 직렬로 연결하여 발진상태를 실험으로 확인하고 NR에 의한 발진상태와 비교 검토하였다.

  • PDF

ASG(Amorphous Silicon TFT Gate driver circuit) Technology for Mobile TFT-LCD Panel

  • Jeon, Jin;Lee, Won-Kyu;Song, Jun-Ho;Kim, Hyung-Guel
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 한국정보디스플레이학회 2004년도 Asia Display / IMID 04
    • /
    • pp.395-398
    • /
    • 2004
  • We developed an a-Si TFT-LCD panel with integrated gate driver circuit using a standard 5-MASK process. To minimize the effect of the a-Si TFT current and LC's capacitance variation with temperature, we developed a new a-Si TFT circuit structure and minimized coupling capacitance by changing vertical architecture above gate driver circuit. Integration of gate driver circuit on glass substrate enables single chip and 3-side free panel structure in a-Si TFT-LCD of QVGA(240$^{\ast}$320) resolution. And using double ASG structure the dead space of TFT-LCD panel could be further decreased.

  • PDF

An Energy Recovery Circuit for AC Plasma Display Panel with Serially Coupled Load Capacitance-SER1

  • Yang, Jin-Ho;Whang, Ki-Woong;Kang, Kyoung-Ho;Kim, Young-Sang;Kim, Hee-Hwan;Park, Chang-Bae
    • Journal of Information Display
    • /
    • 제2권4호
    • /
    • pp.63-67
    • /
    • 2001
  • The switching power loss due to the panel capacitance during sustain period in AC PDP driving system can be minimized by using the energy recovery circuits. We proposed a new energy recovery circuit, SER1 (Seoul national univ. Energy Recovery circuit 1st). The experimental results of its application to a 42-inch surface discharge type AC PDP showed superior performance of SER1 in energy recovery efficiency and low distortion voltage waveform. Energy recovery efficiency of SER1 was measured up to 92.3 %, and the power dissipation during the sustain period was reduced by 15.2 W in 2000 pulse/frame compared with serial LC resonance energy recovery circuit.

  • PDF

ASG(Amorphous Silicon TFT Gate driver circuit)Technology for Mobile TFT-LCD Panel

  • Jeon, Jin;Lee, Won-Kyu;Song, Jun-Ho;Kim, Hyung-Guel
    • Journal of Information Display
    • /
    • 제5권2호
    • /
    • pp.1-5
    • /
    • 2004
  • We developed an a-Si TFT-LCD panel with integrated gate driver circuit using a standard 5-MASK process. To minimize the effect of the a-Si TFT current and LC's capacitance variation with temperature, we developed a new a-Si TFT circuit structure and minimized coupling capacitance by changing vertical architecture above gate driver circuit. Integration of gate driver circuit on glass substrate enables single chip and 3-side free panel structure in a-Si TFT-LCD of QVGA ($240{\times}320$) resolution. And using double ASG structure the dead space of TFT-LCD panel could be further decreased.

Fast Response Time in IPS Mode Using LC mixtures with High Elastic Constant

  • Lim, C.S.;Lee, J.H.;Choi, H.C.;Oh, C.H.;Yeo, S.D.;Lee, Seung-Eun;Jin, Min-Ok;Kang, Doo-Jin;Klasen-Memmer, M.;Tarumi, K.
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 한국정보디스플레이학회 2004년도 Asia Display / IMID 04
    • /
    • pp.843-846
    • /
    • 2004
  • For the fast growing Liquid Crystal Display (LCD) TV market, it is essential to make the LCD panels to show moving images without any visual difficulties such as blurring or tailing. Owing to reduction of the cell gap and the improved Liquid Crystal (LC) mixtures with low viscosity, it is possible that our S-IPS TFT-LCDs feature a response time (R/T) as fast as 1-frame time (16ms) for a white-black operation and less than a 16rns in all gray levels without Over Driving Circuit (ODC) technology. Currently, mass production of the large size IPS panels with high speed has been successfully achieved. In order to achieve faster response time, new LC mixtures have been developed, optimizing the physical properties of rotational viscosity (${\gamma}$1) and elastic constants (Kii). Also, the LC mixtures with high elastic constant allow us to increase the cell gap. In this paper, realization of fast switching time in IPS mode with optimized '${\gamma}$1/Kii' parameter in the LC mixtures forms the core of this paper.

  • PDF

LC공진회로를 이용한 유도가열용 PWM 제어형 사이클로콘버터 (The PWM Controlled Cycloconverter with a Resonant Circuit for a Induction Heating)

  • 김영석;김현중
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1991년도 추계학술대회 논문집 학회본부
    • /
    • pp.214-218
    • /
    • 1991
  • This paper presents a PWM controlled cycloconverter with a DC resonant circuit for Induction heating. This cycloconverter converts commercial frequency power to high frequency power directly. So conversion efficiency improved. Controlling a input reactive power regardless of load power, it has sinusoidal input current waveforms as well as a input. displacement factor at 1.

  • PDF