• Title/Summary/Keyword: LANE

Search Result 1,580, Processing Time 0.023 seconds

The Controller Design for Lane Following with 3-Degree of Freedom Vehicle Dynamics (3자유도 차량모델을 이용한 차선추종 µ 제어기 설계)

  • Ji, Sang-Won;Lim, Tae-Woo;You, Sam-Sang;Kim, Hwan-Seong
    • Journal of Power System Engineering
    • /
    • v.17 no.3
    • /
    • pp.72-81
    • /
    • 2013
  • Many articles have been published about a 2-degree of freedom model that includes the lateral and yaw motions for controller synthesis in intelligent transport system applications. In this paper, a 3-degree of freedom linear model that includes the roll motion is developed to design a robust steering controller for lane following maneuvers using ${\mu}$-synthesis. This linear perturbed system includes a set of parametric uncertainties in cornering stiffness and unmodelled dynamics in steering actuators. The state-space model with parametric uncertainties is represented in linear fractional transformation form. Design purpose can be obtained by properly choosing the frequency dependent weighting functions. The objective of this study is to keep the tracking error and steering input energy small in the presence of variations of the cornering stiffness coefficients. Furthermore, good ride quality has to be achieved against these uncertainties. Frequency-domain analyses and time-domain numerical simulations are carried out in order to evaluate these performance specifications of a given vehicle system. Finally, the simulation results indicate that the proposed robust controller achieves good performance over a wide range of uncertainty for the given maneuvers.

A Study on the Method of Highway Hi-pass Lane Arrangement and Operation (고속도로 영업소 하이패스 차로배치 및 운영에 관한 연구)

  • Lee, Soo Beom;Lim, Joon Beom;Joo, Sung Kab
    • Journal of Korean Society of Transportation
    • /
    • v.31 no.6
    • /
    • pp.22-33
    • /
    • 2013
  • Currently average daily traffic using Hi-pass has increased over 3 times that of 2008 and more than half of highway traffic now uses High-pass. At this juncture, reassessment on the overall operation of Hi-pass is required to improve the safety aspect of toll booths and the flow of traffic. Although existing Hi-pass operation manual presents the methods of alignment, they do not reflect actual forms of vehicles and do not properly take the safety of toll booth and flow of the traffic into consideration. In order to compensate these problems, this study classifies highway tollbooths into two categories of mainline type and interchange type, and establishes the standard of lane alignment by traffic conflict analysis based on the types divided according to geometric structure or environment around the tollbooths. In addition, traffic flows around the tollbooths were reflected with the stage to arrange Hi-pass lanes according to the volume of traffic on the lanes for Hi-pass.

DisplayPort 1.1a Standard Based Multiple Video Streaming Controller Design (디스플레이포트1.1a 표준 기반 멀티플 비디오 스트리밍 컨트롤러 설계)

  • Jang, Ji-Hoon;Im, Sang-Soon;Song, Byung-Cheol;Kang, Jin-Ku
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.48 no.11
    • /
    • pp.27-33
    • /
    • 2011
  • Recently many display devices support the digital display interface as display market growth. DisplayPort is a next generation display interface at the PC, projector and high definition content applications in more widely used connection solution development. This paper implements multiple streams based on the behavior of the main link that is suitable for the display port v1.1a standard. The limit point of Displayport, interface between the Sink Device and Sink Device is also implemented. And two or more differential image data are enable to output the result through four Lanes stated in display port v1.1a, of two or more display devices without the addition of a separate Lane. The Multiple Video Streaming Controller is implemented with 6,222 ALUTs and 6,686 register, 999,424 of block memory bits synthesized using Quartus II at Altera Audio/Video Development board (Stratix II GX FPGA Chip).