• Title/Summary/Keyword: Korea Design Standard

Search Result 3,774, Processing Time 0.033 seconds

Cargo Inspection System Design and Boundary-Scan Test (화물 검색시스템 구현 및 Boundary_Scan Test)

  • Kim, Bong-Su;Kim, In-Su;Yoo, Sun-Won;Kim, Sung-Won;Lee, Sun-Wha;Yi, Yun;Han, Bum-Soo
    • Proceedings of the KIEE Conference
    • /
    • 2002.11c
    • /
    • pp.197-200
    • /
    • 2002
  • We newly developed the procedures of X-ray Cargo inspection system with acquisition of multi-channel data, analog to digital converter and post logic circuit which is controlled by the FPGA. The IEEE1149.1 standard defines a four-wire serial interface(a fifth wire is optional)to access complex integrated circuits(ICs) such as PLD. This paper describes that Boundary_Scan test method applied to our home made cargo inspection system.

  • PDF

Design of a Common Control Rod Control System(CRCS) (공통 제어봉 구동장치 제어기기 설계)

  • Cheon, J.M.;Ahn, J.B.;Kim, C.K.;Lee, J.M.;Kwon, S.M.
    • Proceedings of the KIEE Conference
    • /
    • 2002.07d
    • /
    • pp.2331-2333
    • /
    • 2002
  • In this paper, we propose a new model with the common Control Rod Control System which can be applied to both Korea Standard Nuclear Power Plant model and Westinghouse model. The common model classified by one control rod assembly can solve the common-mode failure. We digitalize the new model and make existing analog models simplified.

  • PDF

The Selection of the Condenser Positions for the Improvement Power Factor of the High Voltage Induction Motors (고압유도전동기의 역률개선을 위한 콘덴서 위치 선정 방안)

  • Lee, Eun-Chun;Jeon, Il-Bang;Kim, Chang-Bum;Choe, Yeong-Gyu;Shin, Kang-Uk;Hong, Sung-Taek;Lee, Eun-Woong
    • Proceedings of the KIEE Conference
    • /
    • 2005.07b
    • /
    • pp.1068-1070
    • /
    • 2005
  • This study sorted high voltage motors by the voltage and the capacity and analyzed the property of motor-start. So we found out some problems of the starting circuit from several sites, and made the answers of the problems. If these results of our study are utilized in new WTPs, the safety of the starting circuit will be improved and the life of electric power system will be longer. We recommend this study as a reference when our company founds the standard of electric facility design.

  • PDF

Estimation of resistance coefficient of PHC bored pile by Load Test II (재하시험에 의한 PHC 매입말뚝의 저항계수 산정 II)

  • Park, Jong-Bae;Park, Yong-Boo;Kwon, Young-Hwan
    • Land and Housing Review
    • /
    • v.9 no.3
    • /
    • pp.1-8
    • /
    • 2018
  • In Europe and the United States, the use of limit states design has almost been established for pile foundation design. According to the global trend, the Ministry of Land, Transport and Maritime Affairs has established the basic design criteria of the bridge under the limit state design method. However, it is difficult to reflect on the design right now because of lack of research on resistance coefficient of the pile method and ground condition. In this study, to obtain the resistance coefficient of PHC bored pile which is widely used in Korea, the bearing capacity calculated by the LH design standard and the bridge design standard method, the static load test(21 times) and the dynamic load test(EOID 21 times, Restrike 21) The reliability analysis was performed on the results. The analysis of the resistance coefficient of PHC bored pile by loading test was analyzed by adding more than two times data. As a result, the resistance coefficient obtained from the static load test(ultimate bearing capacity) was 0.64 ~ 0.83 according to the design formula and the target reliability index, and the resistance coefficient obtained from the dynamic load test(ultimate bearing capacity) was 0.42~0.55. Respectively. The resistance coefficient obtained from the modified bearing capacity of dynamic load test(EOID's ultimate end bearing capacity + restrike's ultimate skin bearing capacity) was 0.55~0.71, which was reduced to about 14% when compared with the resistance coefficient obtained by the static load test(ultimate bearing capacity). As a result of the addition of the data, the resistivity coefficient was not changed significantly, even if the data were increased more than 2 times by the same value or 0.04 as the previous resistance coefficient. In conclusion, the overall resistance coefficient calculated by the static load test and dynamic load tests in this study is larger than the resistance coefficient of 0.3 suggested by the bridge design standard(2015).

Estimation of Shear Wave Velocity of Weathered Granite Layer Using Nonlinear Multiple Regression Analysis; A Case Study in South Korea (비선형 다중회귀분석을 통한 국내 화강 풍화대 전단파 속도 평가에 대한 사례 연구)

  • Lee, Seung-Hwan;Baek, Sung-Ha;Chung, Choong-Ki;Kwak, Tae-Young
    • Journal of the Korean Geotechnical Society
    • /
    • v.37 no.6
    • /
    • pp.29-37
    • /
    • 2021
  • Since many geotechnical structures are constructed on a weathered granite layer, it is important to evaluate their characteristics. As a seismic design is the more important nowadays, the demands to estimate a shear wave velocity (VS) based on acceptable methods are increasing. In this study, an empirical equation predicting VS of the weathered granite layer is suggested based on the nonlinear multiple variable regression analysis whose independent variables are both SPT (Standard penetration test)-N60 and chemical weathering index. It is concluded that the accuracy of the empirical equation estimating VS of the weathered granite layer increases when it considers the chemical weathering index as an additional independent variable compared to the result of simple regression analysis using only N60.

Design and Implementation of Compatible Certification System of International Standard based Industrial Software (산업용 소프트웨어 국제표준 적합성 인증 시스템의 설계 및 구현)

  • Yang, Hae-Sool;Choi, Min-Yong;Park, In-Soo
    • The KIPS Transactions:PartD
    • /
    • v.10D no.5
    • /
    • pp.793-804
    • /
    • 2003
  • In the latest, it's increasing an applied technology to be related with growth of industry circles. It's one of them a software to be used in industry circles. and It's most important part to apply an industrial equipment, so software to take charge of major part is indicative performance of quipment. At this time, it's inspired an evaluation and measurement of software quality to have within industrial equipment, and it's forming the research and development by the inside and outside of the country. For this, it's constructed a valuation metric to be based on ISO/IEC 12119, the International Standard for general the terms desired of quality of software and ISO/IEC 9126-2, the International Standard of the terms valuation of qualify for evaluation and measure, and for this accomplishment, It has been designed and developed industrial software international standard compatible approval system which approve a quality based on quality test result of industrial software using the ISO/IEC 14598-6 that international standard for organization of evaluation module.

VLSI Design for Folded Wavelet Transform Processor using Multiple Constant Multiplication (MCM과 폴딩 방식을 적용한 웨이블릿 변환 장치의 VLSI 설계)

  • Kim, Ji-Won;Son, Chang-Hoon;Kim, Song-Ju;Lee, Bae-Ho;Kim, Young-Min
    • Journal of Korea Multimedia Society
    • /
    • v.15 no.1
    • /
    • pp.81-86
    • /
    • 2012
  • This paper presents a VLSI design for lifting-based discrete wavelet transform (DWT) 9/7 filter using multiplierless multiple constant multiplication (MCM) architecture. This proposed design is based on the lifting scheme using pattern search for folded architecture. Shift-add operation is adopted to optimize the multiplication process. The conventional serial operations of the lifting data flow can be optimized into parallel ones by employing paralleling and pipelining techniques. This optimized design has simple hardware architecture and requires less computation without performance degradation. Furthermore, hardware utilization reaches 100%, and the number of registers required is significantly reduced. To compare our work with previous methods, we implemented the architecture using Verilog HDL. We also executed simulation based on the logic synthesis using $0.18{\mu}m$ CMOS standard cells. The proposed architecture shows hardware reduction of up to 60.1% and 44.1% respectively at 200 MHz clock compared to previous works. This implementation results indicate that the proposed design performs efficiently in hardware cost, area, and power consumption.

Web-based Open Distributed HW/SW Codesign Environment (웹에 기반한 개방형 분산 HW/SW 통합설계 환경)

  • 김승권;김종훈
    • Journal of Korea Multimedia Society
    • /
    • v.2 no.4
    • /
    • pp.476-489
    • /
    • 1999
  • HW/SW codesign is integrated design of systems implemented using both hardware and software components. Many design tools has been developed to support this new paradigm, so far. Current codesign tools are not widely used as been expected because of variety problems - rapidly evolving technology, platform dependency, absence of standard specification method, inconsistent user interface, varying target system, different functionality In this paper, we propose a web-based distributed HW/SW codesign environment to remedy this kinds of problem. Our codesign environment has object-based 3 tier client/server architecture. It supports collaborative workspace through session service. Fully object-oriented design of user interface(OOUI) enables easy extension without change of user Interface. Furthermore it contains transaction server and security server for efficient and safe transfer of design data. To show a validity of our design, we developed prototype of web-based HW/SW codesign environment called WebCEDA. Our model of HW/SW codesign can be used for web-based generic CAD tools.

  • PDF

Design of Low Power CMOS LNA for using Current Reuse Technique (전류 재사용 기법을 이용한 저전력 CMOS LNA 설계)

  • Cho In-Shin;Yeom Kee-Soo
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.10 no.8
    • /
    • pp.1465-1470
    • /
    • 2006
  • This paper presents a design of low power CMOS LNA(Low Noise Amplifier) for 2.4 GHz ZigBee applications that is a promising international standard for short area wireless communications. The proposed circuit has been designed using TSMC $0.18{\mu}m$ CMOS process technology and two stage cascade topology by current reuse technique. Two stage cascade amplifiers use the same bias current in the current reused stage which leads to the reduction of the power dissipation. LNA design procedures and the simulation results using ADS(Advanced Design System) are presented in this paper. Simulation results show that the LNA has a extremely low power dissipation of 1.38mW with a supply voltage of 1.0V. This is the lowest value among LNAs ever reported. The LNA also has a maximum gain of 13.38dB, input return loss of -20.37dB, output return loss of -22.48dB and minimum noise figure of 1.13dB.

Application of Motion Analysis to User Participation Behavior Model: Focused on Interactive Space

  • Kwon, Jieun;Nah, Ken
    • Journal of the Ergonomics Society of Korea
    • /
    • v.33 no.3
    • /
    • pp.175-189
    • /
    • 2014
  • Objective: The goal of this research is to develop new user behavior model using user motion analysis with microscopic perspective for attracting user's participation in interactive space. Background: The interactive space is 'human's place', which is made up of complex elements of digital virtual space and traditional analog and physical environment based on human-computer interaction system. Human behavior has changed in it at the same time. If the user couldn't make participation in interaction, the purpose of the system is not met, which reduces its effect. Therefore, we need to focus on interactive space that is potential future direction from a new point of view. Method: For this research, we would discuss and study fields of interactive space; (1) finding definition of interactive space and studying background of theory about it. (2) providing base of user behavior model with study of user's context that is to be user information and motion. (3) examining user motion, classify basic motion type and making user participation behavior model in phases. Results: Through this process, user's basic twenty motions which are systematized are taken as a standard for analysis of interaction process and participation in interactive space. Then, 'NK-$I^5$ (I Five)' model is developed for user participation types in interactive space. There are five phases of user participation behavior: Imperception, Interest, Involvement, Immersion, and Influence. In this analysis, three indicators which are time, motion types, and user relationship are found to be related to participation. Conclusion: The capabilities and limitation of this research is discussed to attract user participation. This paper focuses especially on contribution of design to lead user's participation in interactive system and expectation to help adapt to user centered design of various interactive space with new aspect of user behavior research. Application: The results of the 'NK-$I^5$ (I Five)' model might help to realize successful interactive space based on user centered design.