• Title/Summary/Keyword: JBIG2

Search Result 12, Processing Time 0.024 seconds

Implementation of JBIG2 CODEC with Effective Document Segmentation (문서의 효율적 영역 분할과 JBIG2 CODEC의 구현)

  • 백옥규;김현민;고형화
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.27 no.6A
    • /
    • pp.575-583
    • /
    • 2002
  • JBIG2 is an International Standard fur compression of Bi-level images and documents. JBIG2 supports three encoding modes for high compression according to region features of documents. One of which is generic region coding for bitmap coding. The basic bitmap coder is either MMR or arithmetic coding. Pattern matching coding method is used for text region, and halftone pattern coding is used for halftone region. In this paper, a document is segmented into line-art, halftone and text region for JBIG2 encoding and JBIG2 CODEC is implemented. For efficient region segmentation of documents, region segmentation method using wavelet coefficient is applied with existing boundary extraction technique. In case of facsimile test image(IEEE-167a), there is improvement in compression ratio of about 2% and enhancement of subjective quality. Also, we propose arbitrary shape halftone region coding, which improves subjective quality in talc neighboring text of halftone region.

Hardware Design for JBIG2 Huffman Coder (JBIG2 허프만 부호화기의 하드웨어 설계)

  • Park, Kyung-Jun;Ko, Hyung-Hwa
    • Journal of Korea Multimedia Society
    • /
    • v.12 no.2
    • /
    • pp.200-208
    • /
    • 2009
  • JBIG2, as the next generation standard for binary image compression, must be designed in hardware modules for the JBIG2 FAX to be implemented in an embedded equipment. This paper proposes a hardware module of the high-speed Huffman coder for JBIG2. The Huffman coder of JBIG2 uses selectively 15 Huffman tables. As the Huffman coder is designed to use minimal data and have an efficient memory usage, high speed processing is possible. The designed Huffman coder is ported to Virtex-4 FPGA and co-operating with a software modules on the embedded development board using Microblaze core. The designed IP was successfully verified using the simulation function test and hardware-software co-operating test. Experimental results shows the processing time is 10 times faster than that of software only on embedded system, because of hardware design using an efficient memory usage.

  • PDF

Hardware Design for JBIG2 Encoder on Embedded System (임베디드용 JBIG2 부호화기의 하드웨어 설계)

  • Seo, Seok-Yong;Ko, Hyung-Hwa
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.35 no.2C
    • /
    • pp.182-192
    • /
    • 2010
  • This paper proposes the hardware IP design of JBIG2 encoder. In order to facilitate the next generation FAX after the standardization of JBIG2, major modules of JBIG2 encoder are designed and implemented, such as symbol extraction module, Huffman coder, MMR coder, and MQ coder. ImpulseC Codeveloper and Xilinx ISE/EDK program are used for the synthesis of VHDL code. To minimize the memory usage, 128 lines of input image are processed succesively instead of total image. The synthesized IPs are downloaded to Virtex-4 FX60 FPGA on ML410 development board. The four synthesized IPs utilize 36.7% of total slice of FPGA. Using Active-HDL tool, the generated IPs were verified showing normal operation. Compared with the software operation using microblaze cpu on ML410 board, the synthesized IPs are better in operation time. The improvement ratio of operation time between the synthesized IP and software is 17 times in case of symbol extraction IP, and 10 times in Huffman coder IP. MMR coder IP shows 6 times faster and MQ coder IP shows 2.2 times faster than software only operation. The synthesized H/W IP and S/W module cooperated to succeed in compressing the CCITT standard document.

Implementation of JBIG2 CODEC using Segmentation for Effective Compression (효율적인 압축을 위한 영역 세그먼트를 이용한 JBIG2 CODEC 구현)

  • 백옥규;고형화
    • Proceedings of the IEEK Conference
    • /
    • 2001.09a
    • /
    • pp.37-40
    • /
    • 2001
  • JBIG2 표준은 그레이 문서를 고압축의 이진 영상으로 부호화 하기위하여 선 영역(region of line-art), 하프톤 영역(region of Halftone), 텍스트 영역(region of Text)으로 세그먼트하여 각각 영역에 최적화 모드를 사용하여 부호화한다. 본 논문에서는 JBIG2에서 제공하는 세가지 모드의 코딩, 즉, 제네릭 영역(region of Generic) 코딩, 텍스트 영역을 위한 패턴 매칭(Pattern Matching) 코딩, 하프톤 영역을 위한 하프톤 코딩을 모두 구현하였다. 그리고, 각 영역을 세그먼트하는 방법을 개선하여 적용하여 세그먼트의 성능 향상을 이루었다. 특히, 부호화량이 많은 하프톤 영역의 세그먼트를 향상시켜 최적화 모드로 부호화 하도록 구현하였다. 팩스 테스트 영상(IEEE-l67a)으로 구현한 JBIC2 CODEC을 실험한 결과, 각 영역에 대한 세그먼트가 [6]의 방법에 의한 세그먼트보다 더 효율적으로 이루어졌으며 주관적 화질 또한 우수하였다.

  • PDF

Performance Improvement of Binary MQ Arithmetic Coder (2진 MQ 산술부호기의 성능 개선)

  • Ko, Hyung Hwa;Seo, Seok Yong
    • Journal of Advanced Navigation Technology
    • /
    • v.19 no.6
    • /
    • pp.614-622
    • /
    • 2015
  • Binary MQ arithmetic coding is widely used recently as a basic entropy coder in multimedia coding system. MQ coder esteems high in compression efficiency to be used in JBIG2 and JPEG2000. The importance of arithmetic coding is increasing after it is adopted as an unique entropy coder in HEVC standard. In the binary MQ coder, arithmetic approximation without multiplication is used in the process of recursive subdivision of range interval. Because of the MPS/LPS exchange activity happened in MQ coder, output byte tends to increase. This paper proposes an enhanced binary MQ arithmetic coder to make use of a lookup table for AQe using quantization skill in order to reduce the deficiency. Experimental results show that about 4% improvement of compression in case of JBIG2 for bi-level image compression standard. And also, about 1% improvement of compression ratio is obtained in case of lossless JPEG2000 coding. For the lossy JPEG2000 coding, about 1% improvement of PSNR at the same compression ratio. Additionally, computational complexity is not increasing.

Hardware Implementation of RUNCODE Encoder for JBIG2 Symbol ID Encoding (JBIG2 심벌 ID 부호화를 위한 런코드 부호기의 하드웨어 구현)

  • Seo, Seok-Yong;Ko, Hyung-Hwa
    • Journal of Advanced Navigation Technology
    • /
    • v.15 no.2
    • /
    • pp.298-306
    • /
    • 2011
  • In this paper, the RUNCODE encoder hardware IP was designed and implemented for symbol ID code length encoding, which is one of major modules of JBIG2 encoder for FAX. ImpulseC Codeveloper and Xilinx ISE/EDK program are used for the hardware generation and synthesis of VHDL code. The synthesized hardware was downloaded to Virtex-4 FX60 FPGA on ML410 development board. The synthesized hardware utilizes 13% of total slice of FPGA. Using Active-HDL tool, the hardware was verified showing normal operation. Compared with the software operating using Microblaze cpu on ML410 board, the synthesized hardware was better in operation time. The improvement ratio of operation time between the synthesized hardware and software showed about 40 times faster than software only operation. The synthesized H/W and S/W module cooperated to succeed in compressing the CCITT standard document.

A Study on Effective Processing of Hangul for JBIG2 Coding (JBIG2 부호화에서의 한글의 효율적 처리에 관한 연구)

  • 강병택;김현민;고형화
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.25 no.6B
    • /
    • pp.1050-1059
    • /
    • 2000
  • In this paper, we propose a method to improve JBIG2 compression ratio which can be applied to Hangul text. Hangul character is composed of a few symbols which is called JASO, which needs inevitable increase of position information to be transmitted. To reduce this disadvantage, we have proposed an algorithm that generate aggregated symbol in combination of JASO symbols. Proposed algorithm shows better performance in Huffman coding than in arithmetic coding. In lossless coding, proposed algorithm showed 4.5∼16.7(%) improvement for Huffman coding and 2.9∼10.4(%) improvement for arithmetic coding. In lossy coding, proposed algorithm showed 3.7∼17.0(%) improvement for Huffman coding and 2.1∼10.5(%) improvement for arithmetic coding.

  • PDF

A Co-design Method for JPEG2000 Video Compression System in Telemetry using DSP and FPGA (DSP와 FPGA의 Co-design을 이용한 원격측정용 임베디드 JPEG2000 시스템구현)

  • Yu, Jae-Taeg;Hyun, Myung-Han;Nam, Ju-Hun
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.39 no.9
    • /
    • pp.896-903
    • /
    • 2011
  • In this paper, a co-design method for JPEG2000 video compression system using DSP and FPGA is presented. By profiling the complexity of JPEG2000 algorithm, it is noticed that a MQ-coder is the most complex part. Thus, we implement the MQ-coder on FPGA for the parallel processing using VHDL to reduce the complexity. In order to verify the performance of the MQ-coder, JBIG2 standard test vector and images are used. The experimental results show that the proposed MQ-coder enhances the processing time approximately 3 times compared with the previous software MQ-coder.

A Study on the Arithmetic Coding for Applications to Fax Machines (산술부호화 방식의 FAX 응용을 위한 연구)

  • 조석팔;진용옥
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.16 no.12
    • /
    • pp.1382-1397
    • /
    • 1991
  • The QM-Coder based on the recommandation of the JBIG committee has been studied for applying it to G3 FAX. In the point of view of implementation. the QM-Coder is modified to have following properties : 1) initialized at each start of the new line for protecting the error propagation, 2) pixel context for error estimation, fill bit insertion to meet minimum scan line time of 10 msec. and it is found that the modified QM-Coder is useful for encoding half tone images for low end G3 FAX machine, For higher compression ration than QM-Coder in encoding of the image binarized by ordered orther thchniques, a rearranging process before applying the QM-Coder is used and the resultant compression ratic was increased 1.13∼1.31 times than that of the conventional QM-Coder.

  • PDF

A Study Of Implementing MQ CODER In JPEG2000 On FPGA (JPEG2000 MQ CODER의 FPGA 구현에 대한 연구)

  • 정규철;고광철;정재명
    • Proceedings of the IEEK Conference
    • /
    • 2003.07e
    • /
    • pp.2267-2270
    • /
    • 2003
  • This paper has been studied to implement MQ encoder in JPEG2000 on FPGA. In the JPEG2000 architecture, Each of coding passes collects contextual information about the bit-plane data. An MQ coder uses contextual information and its internal state to decode a compressed bit-stream. This paper draws up JPEG2000 Standard Part 1: FCD 15444-1 It is simulated with Modelsim and tested with JBIG2 data.

  • PDF