• Title/Summary/Keyword: Interface verification test

Search Result 120, Processing Time 0.033 seconds

A Study on the Verification of Integrity of Message Structure in Naval Combat Management System

  • Jung, Yong-Gyu
    • Journal of the Korea Society of Computer and Information
    • /
    • v.27 no.12
    • /
    • pp.209-217
    • /
    • 2022
  • Naval CMS(Combat Management System) is linked to various sensors and weapon equipment and use DDS(Data Distribution Service) for efficient data communication between ICU(Interface Control Unit) Node and IPN(Information Processing Node). In order to use DDS, software in the system communicates in an PUB/SUB(Publication/Subscribe) based on DDS topic. If the DDS messages structure in this PUB/SUB method does not match, problems such as incorrect command processing and wrong information delivery occur in sending and receiving application software. To improve this, this paper proposes a DDS message structure integrity verification method. To improve this, this paper proposes a DDS message structure integrity verification method using a hash tree. To verify the applicability of the proposed method to Naval CMS, the message integrity verification rate of the proposed method was measured, and the integrity verification method was applied to CMS and the initialization time of the existing combat management system was compared and the hash tree generation time of the message structures was measured to understand the effect on the operation and development process of CMS. Through this test, It was confirmed that the message structure verification method for system stability proposed in this paper can be applied to the Naval CMS.

Design and Verification of PCI 2.2 Target Controller to support Prefetch Request (프리페치 요구를 지원하는 PCI 2.2 타겟 컨트롤러 설계 및 검증)

  • Hyun Eugin;Seong Kwang-Su
    • The KIPS Transactions:PartA
    • /
    • v.12A no.6 s.96
    • /
    • pp.523-530
    • /
    • 2005
  • When a PCI 2.2 bus master requests data using Memory Read command, a target device may hold PCI bus without data to be transferred for long time because a target device needs time to prepare data infernally. Because the usage efficiency of the PCI bus and the data transfer efficiency are decreased due to this situation, the PCI specification recommends to use the Delayed Transaction mechanism to improve the system performance. But the mechanism cann't fully improve performance because a target device doesn't know the exact size of prefetched data. In the previous work, we propose a new method called Prefetch Request when a bus master intends to read data from the target device. In this paper, we design PCI 2.2 controller and local device that support the proposed method. The designed PCI 2.2 controller has simple local interface and it is used to convert the PCI protocol into the local protocol. So the typical users, who don't know the PCI protocol, can easily design the PCI target device using the proposed PCI controller. We propose the basic behavioral verification, hardware design verification, and random test verification to verify the designed hardware. We also build the test bench and define assembler instructions. And we propose random testing environment, which consist of reference model, random generator ,and compare engine, to efficiently verify corner case. This verification environment is excellent to find error which is not detected by general test vector. Also, the simulation under the proposed test environment shows that the proposed method has the higher data transfer efficiency than the Delayed Transaction about $9\%$.

Development of Electrical Test Bed for Function Validation of GEO Satellite Electronics Units (정지궤도위성 전장품 성능검증을 위한 전기적 시험장치 개발)

  • Choi, Jae-Dong;Koo, Cheol-Hae
    • Proceedings of the KIEE Conference
    • /
    • 2005.05a
    • /
    • pp.155-157
    • /
    • 2005
  • The Electrical Test Bed(ETB) integrates the test environment, required for acceptance tests of system level, prior to FM testing. The ETB will be used for the validation of system-level functions and interface between each subsystem. The FTB supports early functional and limited performance checkout of electrical subsystems. Therefore, it provides the environment for the verification of the Flight Software including AOCS, EPS, and TC&R simulators. These ETB will be composed of engineering version of spacecraft BUS, which are laid on the laboratory table.

  • PDF

The Relationship between Welding Conditions and Ultrasonic Reflection Coefficients of Dissimilar Metals Friction Welded Joints (이종재 막찰용접 이음부에서의 초음파 반사계수와 용접조건과의 관계)

  • 오세규;김동조;한상덕
    • Journal of Ocean Engineering and Technology
    • /
    • v.1 no.1
    • /
    • pp.138-143
    • /
    • 1987
  • Friction welding has emerged as a reliable process for high-production commercial applications with significant economic and technical advantages. But nondestructive test in friction weld was not clearly developed. Therefore the experimental verification is necessary in order to understand the characteristcs of the pulse echo effects according to various change in welding conditions. This paper presents an attempt to determine the relationship between the varios welding conditions and the coefficients of reflection using the ultrasonic pulse echo method in dissibilar metals friction weld. The new approach of calculating the coefficients of reflection based on measured amplitudes of the echoes is applied in this paper. These coefficients provides a single quantitative measurement which involves both acoustic energy reflected at the welded interface as well as transmitted across the interface. As a result, it was known that the quantitave relationship between welding conditions and the coefficients of reflection using the ultrasonic pulse echo exists in dissimilar metals friction weld.

  • PDF

Implementation of Internet Gateway System and Call Simulator (Internet Gateway System과 Call Simulator 구현)

  • 이응주;이찬희
    • Proceedings of the IEEK Conference
    • /
    • 2000.11c
    • /
    • pp.161-164
    • /
    • 2000
  • This paper presents an implementation of internet gateway system, named AX-2000 and call simulator. AX-2000 plays a important role in internet telephony technology and is composed of various board such as MPU, AVU. DVU, AMU. FXS, FXO, EM. Also AX-2000 supports G.729.a, G.723.1 for voice compression, G3 FAX Relay(T.38) and H.323. A capability of AX-2000 is 8 analog voice channel or 30 digital voice channel. For functional verification of AX-2000 voice interface, call simulator is designed. The call simulator makes actual call path between SUT(system under test) and reference AX-2000 system, then through call path examines functions of voice interface.

  • PDF

Electrical Interfaces Compatibility Analysis for the COMS TWTA (통신해양기상위성 진행파관증폭기 전기접속 적합성 해석)

  • Koo, Ja-Chun;Choi, Jae-Dong
    • Aerospace Engineering and Technology
    • /
    • v.7 no.1
    • /
    • pp.108-114
    • /
    • 2008
  • The aim of this analysis is to verify the electrical compatibility of the interfaces which exist between TWTA(Travelling Wave Tube Amplifier) which is equipment of the Ka-band payload in COMS (Communication, Ocean and Meteorological Satellite) and external equipments. For each interface, this study checked the compatibility between equipments for the power links, commands, digital telemetry, analog telemetry, and failure condition or AIT(Assembly, Integration and Test) errors. In addition with this interface compatibility verification, this study outputs electrical and manufacturing recommendations to be applied at harness level.

  • PDF

A GUI State Comparison Technique for Effective Model-based Android GUI Testing (효과적인 모델 기반 안드로이드 GUI 테스팅을 위한 GUI 상태 비교 기법)

  • Baek, Youngmin;Hong, Gwangui;Bae, Doo-hwan
    • Journal of KIISE
    • /
    • v.42 no.11
    • /
    • pp.1386-1396
    • /
    • 2015
  • Graphical user interface testing (GUI testing) techniques have been widely used to test the functionality of Android applications (apps) and to detect faults for verification of the reliability and usability of apps. To adequately test the behaviors of apps, a number of studies on model-based GUI testing techniques have been performed on Android apps. However, the effectiveness of model-based techniques greatly depends on the quality of the GUI model, because model-based GUI testing techniques generate test inputs based on this model. Therefore, in order to improve testing effectiveness in model-based techniques, accurate and efficient GUI model generation has to be achieved using an improved model generation technique with concrete definition of GUI states. For accurate and efficient generation of a GUI model and test inputs, this study suggests a hierarchical GUI state comparison technique and evaluates this technique through comparison with the existing model-based techniques, considering activities as GUI states. Our results show that the proposed technique outperforms existing approaches and has the potential to improve the performance of model-based GUI testing techniques for Android apps.

A Transactor Implementation for SoC Verification with iPROVE (iPROVE 기반 SoC 검증을 위한 트랜잭터 구현)

  • Cho, Chong-Hyun;Cho, Joong-Hwee
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.4
    • /
    • pp.73-79
    • /
    • 2007
  • In this paper the proposed transactor is customized and a generator which roles of automatically generating the transactor according to DUT(Design Under Test)'s input and output is implemented. The customized transactor is designed by rearranging the signals of depending on DUT and transactor protocol which consists of signals of the PCI interface between host computer and FPGA(Field Programmable Gate Array). The implemented automatic generator of transactor generates a Verilog code of transactor by adding DUT's information about input and output ports. Performance and normal working of the generated transactor has been verified by experiments with some verified hardware IPs. Also, an efficiency of the transactor has been verified by comparing with user's manually designed transactor and generated transactor. Moreover, the generator's flexibility has been verified for DUT's information of variable input and output. In case of using the implemented generator, a design time of transactor is reduced.

Development of Measurement System for Traction and Braking (견인제동 계측시스템 개발)

  • Kim, Seog-Won;Han, Young-Jae;Choe, Kang-Youn;Kim, Young-Guk;Kim, Jong-Young;Park, Tae-Won
    • Journal of Sensor Science and Technology
    • /
    • v.13 no.4
    • /
    • pp.270-276
    • /
    • 2004
  • In this paper, we introduce the software and hardware of the measuring system for on-line test and performances evaluation of traction and braking in KTX(Korea Train Express). The measuring system focuses on the verification of the performance and acquisition of test data. The hardware is connected many kinds of sensors, such as speed sensor, thermocouple. The software controls the hardware of the measuring system, performs the analysis and calculation of measurement data and acts as interface between users and the hardware. For this purpose, three programs, such as a measuring program, a back-up program and a analysis program, have developed.

A Study on the Field Test of IEC 61850 based Substation Automation System (IEC 61850 변전자동화시스템 실증시험에 관한 연구)

  • Lee, N.H.;Jang, B.T.;Kim, B.H.;Shim, E.B.
    • Proceedings of the KIEE Conference
    • /
    • 2009.07a
    • /
    • pp.250_251
    • /
    • 2009
  • IEC 61850 based substation automation system mainly consists of human machine interface as a client and a various of IEDs as a server. Both of them should require the field testing for performance verification including IEC 61850 communication services. This means that the test can assure the interoperability of IEC 61850 based substation automation system consisted of multi vendor's products. This paper shows a research result on the field test of the IEC 61850 based HMI and IEDs. And it proposes some engineering solutions for the system implementation.

  • PDF