• 한국정보통신학회논문지
• /
• 제26권11호
• /
• pp.1686-1696
• /
• 2022

본 논문에서 소개하는 페이저도에 의한 임피던스 정합회로 설계는 회로이론의 임피던스 삼각도에 기초한다. 정합회로 설계에 주어진 값들을 이용하여 페이저 도형의 작도를 통하여 설계하는 기법이다. 설계 패턴은 L형, 역L형, T형, 𝜋형을 기본으로, 미지의 리액턴스 소자를 페이저 도형을 통하여 결정한다. 본 논문에서는 입력과 출력포트가 순저항인 경우와 리액턴스를 갖는 경우의 몇 가지 사례에 대하여 설계하고 이를 직병렬 등가변환에 의하여 설계값을 검증하여 정합이 이루어짐을 확인하였다. 본 설계 기법은 입출력 위상이나 크기를 바로 파악할 수 있어 설계의 변경과 적용이 신속하여 주로 낮은 주파수 대역에서 적용이 기대된다.

• Journal of Electrical Engineering and Technology
• /
• 제11권6호
• /
• pp.1656-1663
• /
• 2016

A capacitive wireless power transfer (C-WPT) system uses an electric field to transmit power through a physical isolation barrier which forms a pair of ac link capacitors between the metal plates. However, the physical dimension and low dielectric constant of the interface medium severely limit the effective link capacitance to a level comparable to the main switch output capacitance of the transmitting circuit, which thus narrows the soft-switching range in the light load condition. Moreover, by fundamental limit analysis, it can be proved that such a low link capacitance increases operating frequency and capacitor voltage stress in the full load condition. In order to handle these problems, this paper investigates optimal design of double matching transformer networks for C-WPT. Using mathematical analysis with fundamental harmonic approximation, a design guideline is presented to avoid unnecessarily high frequency operation, to suppress the voltage stress on the link capacitors, and to achieve wide ZVS range even with low link capacitance. Simulation and hardware implementation are performed on a 5-W prototype system equipped with a 256-pF link capacitance and a 200-pF switch output capacitance. Results show that the proposed scheme ensures zero-voltage-switching from full load to 10% load, and the switching frequency and the link capacitor voltage stress are kept below 250 kHz and 452 V, respectively, in the full load condition.

• 전자공학회논문지
• /
• 제51권9호
• /
• pp.173-181
• /
• 2014

본 논문은 입력/출력 비동기 순차 머신으로 모델링되는 시스템에 대한 모델 정합 제어 문제를 다룬다. 피드백 제어 기법을 이용하여 폐루프 시스템이 원하는 기준 모델의 상태 천이 특성을 가지도록 교정 제어기를 설계한다. 이전 연구에서는 제어기를 설계할 때 시스템의 상태를 관측하는 상태 관측기와 출력 피드백에 대한 burst 신호가 필요했으나 본 연구에서는 관측기와 출력 burst를 사용하지 않는 새로운 교정 제어기를 제안한다. 본 논문에서는 제어 대상 시스템의 '출력 등가 머신'을 정의하여 새로운 제어기의 존재 조건과 설계 과정을 기술한다. 또 사례 연구를 통해 모델 정합을 위한 교정 제어기의 동작 과정을 설명한다.

• Journal of Power Electronics
• /
• 제16권6호
• /
• pp.2338-2349
• /
• 2016

This paper presents an impedance-matching-based control scheme for the harmonic resonance damping of multiple grid-connected-converters (GCCs) with LCL filters. As indicated in this paper, harmonic resonance occurs if a GCC possesses an output impedance that is not matched with the rest of the network in some specific frequency bands. It is also revealed that the resonance frequency is associated with the number of GCCs, the grid impedance and even the capacitive loads. By controlling the grid-side current instead of the converter-side current, the critical LCL filter is restricted as an internal component. Thus, the closed-loop output impedance of the GCC within the filter can be configured. The proposed scheme actively regulates the output impedance of the GCC to match the impedance of the external network, based on the detected resonance frequency. As a result, the resonance risk of multiple GCCs can be avoided, which is beneficial for the plug-and-play property of the GCCs in microgrids. Simulation and experimental results validate the effectiveness of the proposed method.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 2004년도 ICCAS
• /
• pp.401-406
• /
• 2004

In this paper, a new time-domain adaptive predistortion scheme is proposed to compensate for the nonlinearity of high power amplifiers (HPA) in OFDM systems. A complex Wiener-Hammerstein model (WHM) is adopted to describe the input-output relationship of unknown HPA with linear dynamics, and a power series model with memory (PSMWM) is used to approximate the HPA expressed by WHM. By using the PSMWM, the compensation input to HPA is calculated in a real-time manner so that the linearization from the predistorter input to the HPA output can be attained even if the nonlinear input-output relation of HPA is uncertain and changeable. In numerical example, the effectiveness of the proposed method is confirmed and compared with the identification method based on PSMWM.

• Current Optics and Photonics
• /
• 제2권5호
• /
• pp.407-412
• /
• 2018

An optimal matching approach is proposed to maximally ensure the output power uniformity of the cascaded encoder in the passive optical network (PON) monitoring system based on a remote coding scheme. The calculation results show that the optimum arrangement can effectively reduce the difference of the total insertion loss in comparison to the random arrangement (i.e., 0.07 dB vs 2.67 dB in the cascaded encoder with 16 output ports). The proposed approach realizes the optimum configuration for the $1{\times}2$ optical splitters used without adding any extra components. The test results of the fabricated cascaded encoder with 32 output ports prove the feasibility of the proposed approach.

• 대한임베디드공학회논문지
• /
• 제16권5호
• /
• pp.179-186
• /
• 2021

For stereo matching based on deep learning, the design of network structure is crucial to the calculation of matching cost, and the time-consuming problem of convolutional neural network in image processing also needs to be solved urgently. In this paper, a method of stereo matching using sparse loss volume in parallax dimension is proposed. A sparse 3D loss volume is constructed by using a wide step length translation of the right view feature map, which reduces the video memory and computing resources required by the 3D convolution module by several times. In order to improve the accuracy of the algorithm, the nonlinear up-sampling of the matching loss in the parallax dimension is carried out by using the method of multi-category output, and the training model is combined with two kinds of loss functions. Compared with the benchmark algorithm, the proposed algorithm not only improves the accuracy but also shortens the running time by about 30%.

• 한국전자파학회논문지
• /
• 제8권4호
• /
• pp.323-331
• /
• 1997

본 논문에서 고효율 평형 증폭기는 기본적으로 두 개의 FET와 입력 전력 분배기, 출력 전력 결합기, 입력 정합회로, 출력 정합회로, 2차 고조파 상호 연결 회로로 구성된다. 2차 고조파 상호 연결 회로는 FET출력 정합회 로의 출력 단자사이에 끼워지므로 2차 고조파 정재파는 두 FET 출력사이에서 발생된다. 전기벽 종단은 단락 회로 종단과 등가이고 고효율을 얻기 위해 펼요한 FET 출력 종단 조건 실현이 가능하다. 실험 결과 증폭기는 1.75 G GHz에 맞추어 설계, 제작되었고 실험 결과 2차 고조파 성분은 기본파에 비해 약 20 dBc 이상을 나타냈고 왜곡 이 1% 이하이다. 또한 약 3W의 출력을 얻었고, 이 출력점에서 75 %의 효율을 얻을 수 있었다. 증폭기의 입력, 출력 VSWR은 각각 1. 27, 1.18을 나타내었다.

• 한국수산과학회지
• /
• 제52권6호
• /
• pp.702-708
• /
• 2019

The range resolution of echo sounders can be improved by enhancing the transducer bandwidth. We designed a bandpass matching network for expanding the bandwidth of a transducer by scaling in both impedance and frequency after transforming a lowpass network into a bandpass configuration for a third-order Bessel filter. We measured the effect of the Bessel matching network for a 50 kHz sandwich type transducer on the transmitting voltage response (TVR), receiving sensitivity (SRT) and figure of merit (FOM), using a chirp echo sounder system. Both the simulation and experimental results indicated that the transducer with a bandpass matching network was capable of producing a symmetrical acoustic output over a wider bandwidth (8.25 kHz) than was the transducer without a matching network (3.75 kHz). By implementing the Bessel matching network, we achieved a 120% bandwidth enhancement.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제16권3호
• /
• pp.312-318
• /
• 2016

This paper presents a 2-6 GHz GaN HEMT power amplifier monolithic microwave integrated circuit (MMIC) with bridged-T all-pass filters and output-reactance-compensation shorted stubs using the $0.25{\mu}m$ GaN HEMT foundry process that is developed by WIN Semiconductors, Inc. The bridged-T filter is modified to mitigate the bandwidth degradation of impedance matching due to the inherent channel resistance of the transistor, and the shorted stub with a bypass capacitor minimizes the output reactance of the transistor to ease wideband load impedance matching for maximum output power. The fabricated power amplifier MMIC shows a flat linear gain of 20 dB or more, an average output power of 40.1 dBm and a power-added efficiency of 19-26 % in 2 to 6 GHz, which is very useful in applications such as communication jammers and electronic warfare systems.