• Title/Summary/Keyword: Implementation Table

Search Result 410, Processing Time 0.025 seconds

Design and Implementation of Middleware supporting translation of EDI using XML (XML기반의 EDI 문서교환을 위한 미들웨어 설계 및 구현)

  • Choi, Gwang-Mi;Park, Su-Young;Jung, Chai-Yeoung
    • The KIPS Transactions:PartB
    • /
    • v.9B no.6
    • /
    • pp.845-852
    • /
    • 2002
  • Electronic document processing using EDl (Electronic Data Interchange) must exchange documents using VAN (Value Added Network). However. the use of exclusive software needs alteration of a new document and the use of VAN(Value Added Network) demands an exchange of document and high cost for maintenance. Due to these problems, the existing EDI (Electronic Data Interchange) is turning into Web-based EDI (Electronic Data Interchange). This paper suggests techniques that change EDI (Electronic Data Interchange) messages which exist in two relational databases into XML (extensible Markeup Language) using the JDBC bridge. Also this paper proposes a method that recovers schema using converted XML (extensible Markeup Language) file, and a method which inserts an original record into a declared table. This solves the limitation of an original method that have to use sane database management system and also overcomes the problem in certain circumstances where the EDI (Electronic Data Interchange) exchange does not work.

High Performance Coprocessor Architecture for Real-Time Dense Disparity Map (실시간 Dense Disparity Map 추출을 위한 고성능 가속기 구조 설계)

  • Kim, Cheong-Ghil;Srini, Vason P.;Kim, Shin-Dug
    • The KIPS Transactions:PartA
    • /
    • v.14A no.5
    • /
    • pp.301-308
    • /
    • 2007
  • This paper proposes high performance coprocessor architecture for real time dense disparity computation based on a phase-based binocular stereo matching technique called local weighted phase-correlation(LWPC). The algorithm combines the robustness of wavelet based phase difference methods and the basic control strategy of phase correlation methods, which consists of 4 stages. For parallel and efficient hardware implementation, the proposed architecture employs SIMD(Single Instruction Multiple Data Stream) architecture for each functional stage and all stages work on pipelined mode. Such that the newly devised pipelined linear array processor is optimized for the case of row-column image processing eliminating the need for transposed memory while preserving generality and high throughput. The proposed architecture is implemented with Xilinx HDL tool and the required hardware resources are calculated in terms of look up tables, flip flops, slices, and the amount of memory. The result shows the possibility that the proposed architecture can be integrated into one chip while maintaining the processing speed at video rate.

Investigation Into the Development Of Automatic VLM-ST (VLM-STA) Process and Its Apparatus (완전자동화된 단속적 재료 공급식 가변적층 쾌속조형공정 밀 장치 개발에 관한 연구)

  • 양동열;안동규;이상호;김효찬;박승교
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.21 no.4
    • /
    • pp.109-119
    • /
    • 2004
  • Rapid prototyping (RP) technologies have been widely used to reduce the lead-time and development cost of new products. $VLM-_{ST}$ process has been developed to overcome the currently developed RP technologies such as a large building time, a high building cost, an additional post-processing and a large apparatus cost. $VLM-_{ST}$ process requires an additional human interaction due to the manual stacking and bonding. Hence, building time, building cost and the part quality are dependent on the skill of labor. A novel RP process, fully automated $VLM-_{ST}$ process ($VLM-_{ST}$), has been developed to improve building efficiency of the process and the human dependency of the part. The objective of this work is to propose a $VLM-_{ST}$ process and to develop an apparatus for implementation of the process. $VLM-_{ST}$ process and its apparatus have various technical novelties such as two step cutting using a rotating table, an automatic stacking method using two pilot holes and two reference shapes, a concept of automatic unit shape layer (AUSL), and an automatic bonding using the bonding roller and building magazine. In order to examine the efficiency and the applicability of the proposed process, various three-dimensional shapes, such as a piston, a human head shape and a human bust shape, were fabricated on the apparatus.

A Text Processing Method for Devanagari Scripts in Andriod (안드로이드에서 힌디어 텍스트 처리 방법)

  • Kim, Jae-Hyeok;Maeng, Seung-Ryol
    • The Journal of the Korea Contents Association
    • /
    • v.11 no.12
    • /
    • pp.560-569
    • /
    • 2011
  • In this paper, we propose a text processing method for Hindi characters, Devanagari scripts, in the Android. The key points of the text processing are to device automata, which define the combining rules of alphabets into a set of syllables, and to implement a font rendering engine, which retrieves and displays the glyph images corresponding to specific characters. In general, an automaton depends on the type and the number of characters. For the soft-keyboard, we designed the automata with 14 consonants and 34 vowels based on Unicode. Finally, a combined syllable is converted into a glyph index using the mapping table, used as a handle to load its glyph image. According to the multi-lingual framework of Freetype font engine, Dvanagari scripts can be supported in the system level by appending the implementation of our method to the font engine as the Hindi module. The proposed method is verified through a simple message system.

Implementation and Memory Performance Analysis of a Service Mobility Agent System to Support Service Mobility in Home Network (홈 네트워크 환경에서 서비스 이동성 지원을 위한 에이전트 구현 방안 및 메모리 성능 분석)

  • Nam, Jong-Wook;Yu, Myung-Ju;Choi, Seong-Gon
    • The Journal of the Korea Contents Association
    • /
    • v.10 no.6
    • /
    • pp.80-90
    • /
    • 2010
  • In this paper, we introduce some issues to implement an agent system to support service mobility in home network environment, and describe detailed design method in terminal as well as server agent. Specifically, we describe user recognition module, signaling message receiving/parsing module of terminal agent and signaling message receiving/parsing module, multimedia switching module, memory management module of server agent. We define several parameters managed in IP sharing device and design binding table structure to support mobility. And we utilize M/M/1/K queueing theory to obtain relations between memory size, blocking probability and memory utilization. From the obtained results, we show that memory size can be predicted in server agent mounted on IP sharing device.

Volume Reconstruction by Cellboundary Representation for Medical Volume Visualization (의료영상 가시화를 위한 셀 경계 방식 체적 재구성 방법)

  • Choi, Young-Kyu;Lee, Ee-Taek
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.27 no.3
    • /
    • pp.235-244
    • /
    • 2000
  • This paper addresses a new method for constructing surface representation of 3D structures from a sequence of tomographic cross-sectional images, Firstly, we propose cell-boundary representation by transforming the cuberille space into cell space. A cell-boundary representation consists of a set of boundary cells with their 1-voxel configurations, and can compactly describe binary volumetric data. Secondly, to produce external surface from the cell-boundary representation, we define 19 modeling primitives (MP) including volumetric, planar and linear groups. Surface polygons are created from those modeling primitives using a simple table look-up operation. Comparing with previous method such as Marching Cube or PVP algorithm, our method is robust and does not make any crack in resulting surface model. Hardware implementation is expected to be easy because our algorithm is simple(scan-line), efficient and guarantees data locality in computation time.

  • PDF

Development of 3 D.O.F parallel robot's simulator for education

  • Yoo, Jae-Myung;Kim, John-Hyeong;Park, Dong-Jin
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2005.06a
    • /
    • pp.2290-2295
    • /
    • 2005
  • In this paper, it is developed simulator system of 3 D.O.F parallel robot for educate of expertness. This simulator system is composed of three parts ? 3 D.O.F parallel robot, controller (hardware) and software. First, basic structure of the robot is 3 active rotary actuator that small geared step motor with fixed base. An input-link is connected to this actuator, and this input-link can connect two ball joints. Thus, two couplers can be connected to the input-link as a pair. An end-plate, which is jointed by a ball joint, can be connected to the opposite side of the coupler. A sub-link is produced and installed to the internal spring, and then this sub-link is connected to the upper and bottom side of the coupler in order to prevent a certain bending or deformation of the two couplers. The robot has the maximum diameter of 230 mm, 10 kg of weight (include the table), and maximum height of 300 mm. Hardware for control of the robot is composed of computer, micro controller, pulse generator, and motor driver. The PC used in the controller sends commands to the controller, and transform signals input by the user to the coordinate value of the robot by substituting it into equations of kinematics and inverse kinematics. A controller transfer the coordinate value calculated in the PC to a pulse generator by transforming it into signals. A pulse generator analyzes commands, which include the information received from the micro controller. A motor driver transfer the pulse received from the pulse generator to a step motor, and protects against the over-load of the motor Finally, software is a learning purposed control program, which presents the principle of a robot operation and actual implementation. The benefit of this program is that easy for a novice to use. Developed robot simulator system can be practically applied to understand the principle of parallel mechanism, motors, sensor, and various other parts.

  • PDF

A Real-Time Hardware Architecture for Image Rectification Using Floating Point Processing (부동 소수점 연산을 이용한 실시간 영상 편위교정 FPGA 하드웨어 구조 설계)

  • Han, Dongil;Choi, Jeahoon;Shin, Ho Chul
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.51 no.2
    • /
    • pp.102-113
    • /
    • 2014
  • This paper suggests a novel hardware architecture of a real-time rectification which is to remove vertical parallax of an image occurred in the pre-processing stage of stereo matching. As an off-line step, Matlab Toolbox which was designed by J.Y Bouguet, was used to calculate calibration parameter of the image. Then, based on the Heikkila and Silven's algorithm, rectification hardware was designed. At this point, to enhance the precision of the rectified image, floating-point unit was generated by using Xilinx Core Generator. And, we confirmed that proposed hardware design had higher precision compared to other designs while having the ability to do rectification in real-time.

A Implementation of Smart Band and Data Monitoring System available of Measuring Skin Moisture and UV based on ICT (ICT기반의 피부 수분 및 자외선 측정이 가능한 스마트 밴드 및 데이터 모니터링 시스템 구현)

  • Jung, Se-Hoon;Sim, Chun-Bo;You, Kang-Soo;So, Won-Ho
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.12 no.4
    • /
    • pp.715-724
    • /
    • 2017
  • Today all kinds of smart devices are being developed with various researches on wearable devices that support smart computing on the human body. Skin diseases continue to rise including freckles, pimples, atopy, and scalp trouble due to the environmental and genetic factors, and people pay bigger medical bills to treat their skin diseases. There is thus a need to develop a smart-phone or table-based smart healthcare imaging system of high portability and diagnostic accuracy capable of analyzing and managing various skin problems related to skin care. This study proposed an integrated system combining the Smart Mi Band, a wearable device using moisture and UV sensors based on IoT, on the hardware part with the sensor information monitoring software.

Design and Implementation of a Bidirectional Power Supply Charger Using Super Capacitors and Solar Panel for Robot Cleaner Applications (슈퍼 커패시터 및 태양전지를 이용한 로봇청소기용 양방향 충전시스템 설계)

  • Zheng, Tao;Piao, Sheng-Xu;Kwon, Dae-Hwan;Qiu, Wei-Jing;Kim, Hee-Je
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.65 no.1
    • /
    • pp.97-102
    • /
    • 2016
  • In this paper, a bidirectional power supply charger is proposed. This system used a solar cell panel to generate electricity and used super capacitors to store these energies, which can be used for the robot cleaner or some other electronic products. This system include a phase-shift controlled bidirectional dual active bridge (DAB) converter, solar panel super capacitors and DSP controller. In the daytime it can charge to the super capacitors to store the energy generated by the solar cell panel and in the night it will release the energy stored in the super capacitors to loads. A prototype of the proposed bidirectional power supply charger system was designed which can achieve 18V to 30V input, 10V/20W output to super capacitors and 9V/6.5W output when it acts as a charger for the robot cleaner. The system is verified to be sTable and reliable by both the simulation and experimental results.