• Proceedings of the KIEE Conference
• /
• 2006.04b
• /
• pp.301-303
• /
• 2006

According to speed elevation of internal railroad, Seoul-Busan high-speed railway was opened up. Setting hereupon speed elevation of old line propel. Therefore, research and development about Tilting train are propel by one of method that do not need huge investment such as earthwork serving speed elevation of general railroad. Studied about car report lake this treatise applies in Tilting train's signal control.

• Proceedings of the KIEE Conference
• /
• 2011.07a
• /
• pp.2077-2078
• /
• 2011

Now a days, the induction motor is widely used in industry automation. Without monitoring the motor fault, maintenance cost is increased undesirably high. The slip frequency is included in the feature frequency, so rotating rotor speed is needed. In this paper, a sensorless motor speed estimation method, rotor slot harmonic(RSH) method is suggested and a solution of rotor bar diagnosis is proposed for motor running with light-load. When the rotor is rotating, it shows the harmonic signal of back-emf voltage related with number of rotor slot. So from the power spectrum of current signal, we can find the rotor speed.

• ETRI Journal
• /
• v.37 no.4
• /
• pp.787-792
• /
• 2015

To accomplish a high-speed test on low-speed automatic test equipment (ATE), a new instruction-based fully programmable memory built-in self-test (BIST) is proposed. The proposed memory BIST generates a highspeed internal clock signal by multiplying an external low-speed clock signal from an ATE by a clock multiplier embedded in a DRAM. For maximum programmability and small area overhead, the proposed memory BIST stores the unique sets of instructions and corresponding test sequences that are implicit within the test algorithms that it receives from an external ATE. The proposed memory BIST is managed by an external ATE on-the-fly to perform complicated and hard-to-implement functions, such as loop operations and refresh-interrupts. Therefore, the proposed memory BIST has a simple hardware structure compared to conventional memory BIST schemes. The proposed memory BIST is a practical test solution for reducing the overall test cost for the mass production of commodity DDRx SDRAMs.

• ETRI Journal
• /
• v.45 no.1
• /
• pp.150-162
• /
• 2023

The polar delta-sigma modulator (DSM) transmitter architecture exhibits good coding efficiency and can be used for software-defined radio applications. However, the necessity of high clock speed is one of the major drawbacks of using this transmitter architecture. This study proposes a low-complexity timeinterleaved architecture for the polar DSM transmitter baseband part to reduce the clock speed requirement of the polar DSM transmitter using an upsampling technique. Simulations show that using the proposed four-branch timeinterleaved polar DSM transmitter baseband part, the clock speed requirement of the transmitter is reduced by four times without degrading the signal-tonoise-and-distortion ratio.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2008.05a
• /
• pp.579-584
• /
• 2008

A novel nondestructive testing (NDT) system, which is able to detect a crack with high speed and high spatial resolution, is urgently required for inspecting small cracks on express train wheels. This paper proposes an improved signal processing circuits, which uses the multiple amplifying circuits and the crack indicating pulse output system of the previous scan-type magnetic camera. Hall sensors are arrayed linearly, and the wheel is rotated with static speed in the vertical direction to sensor array direction. Each Hall voltages are amplified, converted and immediately operated by using, amplifying circuits, analog-to-digital converters and $\mu$-processor, respectively. The operated results, ${\partial}V_H/{\partial}t$, are compared with a standard value, which indicates a crack existence. If the ${\partial}V_H/{\partial}t$ is larger than standard value, the pulse signal is output, and indicates the existence of crack. The effectiveness of the novel method was verified by examine using cracks on the wheel specimen model.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.22 no.12
• /
• pp.1045-1059
• /
• 2011

A 3-D multi-function radar(MFR) is a modern radar to provide various target information, such as range, doppler, and angle by performing surveillance, multiple target tracking, and missile guidance. In this paper, we introduced a real-time radar signal processor(RSP), which is a crucial component of MFR with its design, implementation using high-speed multiple DSP, and performance. Additionally, we verified that several advanced signal processing algorithms were well-performed in our RSP, such as MCA-CFAR algorithm for target detection in clutter environment, range and velocity measurement algorithm using discriminator estimation, and noise jammer detection algorithm using local minimum selection.

• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.21 no.5
• /
• pp.11-18
• /
• 2021

The small radio frequency tracking radar is a tracking system with a radio frequency sensor that identifies a target through all-weather radio frequency signal processing for a target and searches, detects and tracks the target for the major target. In this paper, we describe the development of a board equipped with TMS320C6678 and XILINX FPGA (Field Programmable Gate Array), a high-speed multi-core DSP that acquires target information through all-weather radio frequency and identifies a target through real-time signal processing. We propose DSP-FPGA combination architecture for DSP and FPGA selection and signal processing, and also explain the design of SRIO for high-speed data transmission.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.25 no.12
• /
• pp.82-87
• /
• 2011

In this paper, a sensorless speed control system is designed for the next generation high speed railway at zero and low speed region. The applied vector control scheme is a maximum torque per ampere(MTPA) method to utilize reluctance torque of IPMSM. The designed sensorless control scheme is a rotating high frequency voltage signal injection method. To verify the designed system, a simulator for the vector controller and sensorless controller is implemented using Matlab/simulink.

• Journal of the Korean Institute of Telematics and Electronics B
• /
• v.31B no.6
• /
• pp.10-16
• /
• 1994

In case of off-line character recognition with statistical method, the character recognition speed for Korean or Chinese characters is slow since the amount of calculation is huge. To improve this problem, we seperate the recognition steps into several functional stages and implement them with hardwares for each stage so that all the stages can be processed with pipline structure. In accordance with temporal parallel processing, a high speed character recognition system can be implemented. In this paper, we implement a classification hardware, which is one of the several functional stages, to improve the speed by parallel structure with multiple DSPs(Digital Signal Processors). Also, it is designed to be able to expand DSP boards in parallel to make processing faster as much as we wish. We implement the hardware as an add-on board in IBM-PC, and the result of experiment is that it can process about 47-times and 71-times faster with 2 DSPs and 3 DSPs respectively than the IBM-PC(486D$\times$2-66MHz). The effectiveness is proved by developing a high speed OCR(Optical Character Recognizer).

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2005.10a
• /
• pp.12-15
• /
• 2005

In April 1, 2004, age of high-speed railway was opened to korea railroad. The railroad is a means of large transportation which has many talents such as a safety and a regularity. That is a results from various confidential performance tests and evaluations of the system. The railroad system consist of various subsystems - vehicle, power supply, signal, communications, track structures, operations, etc. Among them, as an item of safety evaluation there is a measurement of wheel/rail farce, so called a measurement of derailment coefficient. This is a very important item because a derailment of a train will bring about a big accident. Especially it is more important in high speed rail of which operation speed is over two times as fast as existing rail. In this paper, examined speed elevation possibility use the korean style high speed railway vehicle for reduce the running time of high-speed railway between high speed line and conventional line.