• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.43 no.11 s.353
• /
• pp.90-97
• /
• 2006

In this paper, we present a cost-effective architecture of high-speed soft-decision Viterbi decoder for Multi-band OFDM(MB-OFDM) systems. In the design of modem for MB-OFDM systems, a parallel processing architecture is general]y used for the reliable hardware implementation, because the systems should support a very high-speed data rate of at most 480Mbps. A Viterbi decoder also should be designed by using a parallel processing structure and support a very high-speed data rate. Therefore, we present a optimized hardware architecture for 4-way parallel processing Viterbi decoder in this paper. In order to optimize the hardware of Viterbi decoder, we compare and analyze various ACS architectures and find the optimal one among them with respect to hardware complexity and operating frequency The Viterbi decoder with a optimal hardware architecture is designed and verified by using Verilog HDL, and synthesized into gate-level circuits with TSMC 0.13um library. In the synthesis results, we find that the Viterbi decoder contains about 280K gates and works properly at the speed required in MB-OFDM systems.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.17 no.12
• /
• pp.2921-2926
• /
• 2013

In this paper, a decimal floating-point arithmetic unit(DFP) was proposed and redesigned to support high speed arithmetic operation employed parallel processing technique. The basic architecture of the proposed DFP was based on the L.K.Wang's DFP and improved it enabling high speed operation by parallel processing for two operands with same size of exponent. The proposed DFP was synthesized as a target device of xc2vp30-7ff896 using Xilinx ISE and verified by simulation using Flowrian tool of System Centroid co. Compared to L.K.Wang's DFP and reference [6]'s method, the proposed DFP improved data processing speed about 8.4% and 3% respectively in case of same input data.

• The Transactions of the Korea Information Processing Society
• /
• v.1 no.4
• /
• pp.469-478
• /
• 1994

In this paper, a high speed, high resolution information processing digital- analog converter was designed for high definition color graphic, digital image signal processing, HDTV. For high speed operation, matrix type current cell array, latch which is not use pipelined, and two dimensional structure decoder using transmission gate were designed. It is adopted to fast-conversion, low-power implementation and exhibited high performance at linearity and accuracy. To reduce silicon area and to maintain resolution, current cell array composed of weighted and non-weighted current cells. In this paper, deglitching current cell design for high accuracy, new switching algorithm assert to reduce switching error. It's This circuit dissipates 130W with a 5-V power supply, and operate above 100MHz with 10 bit resolution.

• Proceedings of the KSME Conference
• /
• 2004.04a
• /
• pp.1148-1153
• /
• 2004

Recently the high speed end-milling processing is demanded the high-precise technique with good surface rougj1ness and rapid time in aircraft, automobile part and molding industry. The working factors of high speed end-milling has an effect on surface roughness of cutting surface. Therefore this study was carried out to analyze the working factors to get the optimum surface roughness by design of experiment. From this study, surface roughness have an much effect according to priority on Spindle speed, feed rale, hardness and axial depth of cut By design of experiment, it is effectively represented shape characteristics of surface roughness in high speed end-milling And determination($R^2$) coefficient of regression equation had a satisfactory reliability of 89.7% and regression equation of surface roughness is made by regression analysis.

• Journal of Biosystems Engineering
• /
• v.39 no.4
• /
• pp.324-329
• /
• 2014

Purpose: The finite element method (FEM) is advantageous because it can save time and cost by reducing the number of samples and experiments in the effort to identify design factors. In computational problem-solving it is necessary that the exact material properties are input for achieving a reliable analysis. However, in the case of fiber boards, it is difficult to measure their cross-directional material properties because of their small thickness. In previous research studies, the Poisson's ratio was measured by analyzing ultrasonic wave velocities. Recently, the Poisson's ratio was measured using a high-speed digital camera. In this study, we measured the transverse strain of a fiber board and calculated its Poisson's ratio using a high-speed digital camera in order to apply these estimates to a FEM analysis of a fiber board, a corrugated board, and a corrugated box. Methods: Three different fiber board samples were used in a uniaxial tensile test. The longitudinal strain was measured using the Universal Testing Machine. The transverse strain was measured using an image processing method. To calculate the transverse strain, we acquired images of the fiber board before the test onset and before the fracture occurred. Acquired images were processed using the image processing program MATLAB. After the images were converted from color to binary, we calculated the width of the fiber board. Results: The calculated Poisson's ratio ranged between 0.2968-0.4425 (Machine direction, MD) and 0.1619-0.1751 (Cross machine direction, CD). Conclusions: This study demonstrates that measurement of the transverse properties of a fiber board is possible using image processing methods. Correspondingly, these processing methods could be used to measure material properties that are difficult to measure using conventional measuring methodologies that employ strain gauge extensometers.

• Proceedings of the KIEE Conference
• /
• 2004.11c
• /
• pp.22-24
• /
• 2004

This paper proposes a printing quality inspection system of film-type envelopment. Since the printing system is running at very high-speed (140m/min.) and the line error has very narrow width, we have to choose one-dimensional high-speed and high-resolution line scan camera. The vibration of the printing machine and the illumination environment make the inspection problem more harder. To obtain reliable inspection results, many software image processing techniques are applied and many parameters are tuned. The performance of the proposed system is proved by many simulations and long time real-plant experiments.

• Journal of the Korea Society of Computer and Information
• /
• v.12 no.1 s.45
• /
• pp.155-160
• /
• 2007

Because output of multi-code CDMA system adapted high speed data transmission becoming multi-level system use linear amplifier in output stage and complex output signal. Therefore, Multi-Code CDMA system has shortcoming of high price, high complexity etc.. Binary CDMA technology that allow fetters in existing CDMA technology to supplement this shortcoming proposed. In binary CDMA system When correlator process high speed data, bottle-neck phenomenon is happened on synchronization acquisition process, it is very important parameter. Because existent correlator must there be advantage that power consumption is small but flow addition of several stages to receive correlation's value, the processing speed has disadvantage because the operation amount is much. Therefore in this paper, proposed correlator has characteristic such as data is able to high speed processing, chip area is independent and power consumption is constant in structure in binary CDMA system.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.3 no.3
• /
• pp.177-182
• /
• 2008

Because output of multi-code CDMA system adapted high speed data transmission becoming multi-level system use linear amplifier in output stage and complex output signal. Therefore, Multi-Code CDMA system has shortcoming of high price, high complexity etc. Binary CDMA technology that allow fetters in existing CDMA technology to supplement this shortcoming proposed. In binary CDMA system When correlator process high speed data, bottle-neck phenomenon is happened on synchronization acquisition process, it is very important parameter. Because existent correlator must there be advantage that power consumption is small but flow addition of several stages to receive correlation's value, the processing speed has disadvantage because the operation amount is much. Therefore in this paper, proposed correlator has characteristic such as data is able to high speed processing, chip area is independent and power consumption is constant in structure in binary CDMA system.

• Journal of Biosystems Engineering
• /
• v.43 no.4
• /
• pp.386-393
• /
• 2018

Purpose: Chicken cutting is done manually, which is inefficient, unhygienic, and carries a high accident risk during processing. This study develops and evaluates an automatic chicken cutting machine that suits small-scale workplaces. Methods: This study developed an automatic chicken cutting machine equipped with four traverse blades and two longitudinal blades. An experiment was conducted with various blade rotating speeds and tray feed rates to evaluate the machine's performance. The chicken loss rate and chicken piece weights were measured to calculate the coefficient of variation (CV), thereby determining processing uniformity. Results: The optimal cutting conditions with the smallest chicken loss rate were 0.05 m/s tray feed speed and 18.8 m/s and 16.4 m/s for the traverse and longitudinal blades, respectively. The processing ran at 55.3 chickens per hour and the chicken pieces were more uniform when using the device than for hand-work processed pieces. Conclusions: The loss rate increased in proportion to the cutting-blade rotation speed due to the high cutting rate in meat. The loss rate also increased as the tray feed speed slowed because the cutting blade pushed the chicken meat. The tray feed speed should be increased to improve the amount processed per hour.

• Journal of Mechanical Science and Technology
• /
• v.16 no.8
• /
• pp.1033-1038
• /
• 2002

Genetic alsorithm (GA) , compared to the gradient-based optimization, has advantages of convergence to a global optimized solution. The genetic algorithm requires so many number of analyses that may cause high computational cost for genetic search. This paper proposes a personal computer network programming based on TCP/IP protocol and client-server model using socket, to improve processing speed of the genetic algorithm for optimization of composite laminated structures. By distributed processing for the generated population, improvement in processing speed has been obtained. Consequently, usage of network-based genetic algorithm with the faster network communication speed will be a very valuable tool for the discrete optimization of large scale and complex structures requiring high computational cost.