• Title/Summary/Keyword: Hardware In The Loop

Search Result 523, Processing Time 0.023 seconds

Low Area Hardware Design of Efficient SAO for HEVC Encoder (HEVC 부호기를 위한 효율적인 SAO의 저면적 하드웨어 설계)

  • Cho, Hyunpyo;Ryoo, Kwangki
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.19 no.1
    • /
    • pp.169-177
    • /
    • 2015
  • This paper proposes a hardware architecture for an efficient SAO(Sample Adaptive Offset) with low area for HEVC(High Efficiency Video Coding) encoder. SAO is a newly adopted technique in HEVC as part of the in-loop filter. SAO reduces mean sample distortion by adding offsets to reconstructed samples. The existing SAO requires a great deal of computational and processing time for UHD(Ultra High Definition) video due to sample by sample processing. To reduce SAO processing time, the proposed SAO hardware architecture processes four samples simultaneously, and is implemented with a 2-step pipelined architecture. In addition, to reduce hardware area, it has a single architecture for both luma and chroma components and also uses optimized and common operators. The proposed SAO hardware architecture is designed using Verilog HDL(Hardware Description Language), and has a total of 190k gates in TSMC $0.13{\mu}m$ CMOS standard cell library. At 200MHz, it can support 4K UHD video encoding at 60fps in real time, but operates at a maximum of 250MHz.

로켓 모션테이블 실시간 모의시험

  • Sun, Byung-Chan;Park, Yong-Kyu;Choi, Hyung-Don;Cho, Gwang-Rae
    • Aerospace Engineering and Technology
    • /
    • v.3 no.1
    • /
    • pp.170-178
    • /
    • 2004
  • This paper deals with six degree-of-freedom HILS(hardware-in-the-loop-simulation) of KSR-III rocket using a TAFMS(three axis flight motion simulator). This TAFMS HILS test is accomplished before main HILS tests in order to verify the control stability in the presence of TAFMS dynamic effects. The TAFMS HILS test includes initial attitude holding tests for INS initial alignment procedures, timer synchronization tests with an auxiliary lift-off signal, real-time calibration tests using an external thermal recorder, open-loop TAFMS operating tests, and final closed-loop TAFMS HILS tests using the TAFMS attitude measurements as inputs to the closed control loop. The HILS tests are accomplished for several flight conditions composed with nominal flight condition, TWD effect added condition, slosh modes and/or bending modes existing condition, and windy condition, etc.

  • PDF

Hardware Design of High Performance In-loop Filter in HEVC Encoder for Ultra HD Video Processing in Real Time (UHD 영상의 실시간 처리를 위한 고성능 HEVC In-loop Filter 부호화기 하드웨어 설계)

  • Im, Jun-seong;Dennis, Gookyi;Ryoo, Kwang-ki
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2015.10a
    • /
    • pp.401-404
    • /
    • 2015
  • This paper proposes a high-performance in-loop filter in HEVC(High Efficiency Video Coding) encoder for Ultra HD video processing in real time. HEVC uses in-loop filter consisting of deblocking filter and SAO(Sample Adaptive Offset) to solve the problems of quantization error which causes image degradation. In the proposed in-loop filter encoder hardware architecture, the deblocking filter and SAO has a 2-level hybrid pipeline structure based on the $32{\times}32CTU$ to reduce the execution time. The deblocking filter is performed by 6-stage pipeline structure, and it supports minimization of memory access and simplification of reference memory structure using proposed efficient filtering order. Also The SAO is implemented by 2-statge pipeline for pixel classification and applying SAO parameters and it uses two three-layered parallel buffers to simplify pixel processing and reduce operation cycle. The proposed in-loop filter encoder architecture is designed by Verilog HDL, and implemented by 205K logic gates in TSMC 0.13um process. At 110MHz, the proposed in-loop filter encoder can support 4K Ultra HD video encoding at 30fps in realtime.

  • PDF

Development of Control Algorithm for Ship Berthing and Unberthing Systems Using a Joystick (조이스틱을 이용한 선박의 입출항 및 접이안 시스템의 제어 알고리즘 개발)

  • Hong, Seong-Kuk;Jung, Yun-Ha;Kim, Sun-Young;Won, Moon-Cheol
    • Journal of Navigation and Port Research
    • /
    • v.31 no.5 s.121
    • /
    • pp.325-332
    • /
    • 2007
  • This study develops a control algorithm on berthing/unberthing system using a joystick for ships with thrusters and a rudder. A nonlinear mathematical model for low speed maneuvering of typical container ships is used to develop a MIMO(multi-input multi-output) nonlinear control algorithm for velocity feedback joystick control. Also a virtual HILS(hardware in the loop simulation) software program for berthing/unberthing is developed to test the performance of the nonlinear and a PID control algorithm. The program is developed using LabWindow/CVI, and a user can see current position and desired trajectory of ship in a monitor, then he can control forward and yaw velocities of a ship using a joystick. The simulation results show that the nonlinear mfd the PID controller have superior performance over a simple open loop joystick control algorithm.

Dynamic Reference-based Voltage Droop Control for VSC-MTDC System

  • Kim, Nam-Dae;Kim, Hak-Man;Park, Jae-Sae
    • Journal of Electrical Engineering and Technology
    • /
    • v.10 no.6
    • /
    • pp.2249-2255
    • /
    • 2015
  • The use of voltage source converter multi-terminal direct current (VSC-MTDC) systems is anticipated to increase from the introduction of wind farms and super grids in the near future. Effective control of the DC voltage in VSC-MTDC systems is an important research topic. This paper proposes a new dynamic reference-based voltage droop control to control the DC voltage in VSC-MTDC systems more effectively. The main merit of the dynamic reference-based voltage droop control is that it can reduce the steady-state error in conventional voltage droop control by changing references according to the system operating conditions. The performance of the proposed control was tested in a hardware-in-the-loop simulation (HILS) system based on the OPAL-RT real-time digital simulator and four digital signal processing boards.

Online DCIR Estimation for Series-connected Battery Cells using Matrix-Switched Capacitor Converter

  • La, Phuong-Ha;Choi, Sung-Jin
    • Proceedings of the KIPE Conference
    • /
    • 2020.08a
    • /
    • pp.381-382
    • /
    • 2020
  • In the battery energy storage system, battery cells are connected in series to increase the operating voltage. Due to the difference in characteristics, the performance degradation of cells is dissimilar. This paper proposes an online DC internal impedance estimation for battery cells in the series string using a matrix-switched capacitor converter, which is already verified as useful for the series balancing of the cells. The simulation in the hardware in the loop test rig shows good accuracy and the feasibility of the proposed method.

  • PDF

Performance Evaluation of a Suspension Seat Controller Using ECU-in-the-Loop Simulation (ECU-in-the Loop Simulation을 사용한 운전석 현가제어기의 성능평가)

  • Baek, Woon-Kyung;Lee, Ji-Woong;Lee, Jong-Suk
    • Transactions of the Korean Society for Noise and Vibration Engineering
    • /
    • v.17 no.12
    • /
    • pp.1170-1178
    • /
    • 2007
  • Repeated hardware tests and tuning, investing cost and time, are usually required to assure a satisfactory performance of the suspension seat. In this study, an EILS(ECU-in-the-loop) method was proposed to develop a controller for a semi-active suspension seat with a MR(magneto-rheological) damper. EILS system was developed using a real-time seat dynamics model communicating with ECU hardwares under a closed loop environment utilizing Matlab/Simulink and xPC $TargetBox^{TM}$. A sky-hook based control algorithm with optimized damping coefficients was verified to reduce the energy consumption and to improve the vibration response performance.

Modeling and Simulation of a Tugboat's Shaft Generator for HILS Testing (HILS 테스트를 위한 터그보트의 샤프트제너레이터 모델링 및 시뮬레이션)

  • Kim, Sung-Dong;Kim, Nam-Ho
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2021.05a
    • /
    • pp.216-219
    • /
    • 2021
  • In the Eco-Friendly Ship Act, the shaft generator is an equipment for eco-friendly ships. However, in order to apply the new technology in ships, high reliability is required, and the HILS (hardware in loop system) test is used as a verification method for this. Therefore, in this paper, a shaft generator is modeled and simulated for HILS test of a tugboat to which a shaft generator is applied. Through simulation, it was verified that the charging/discharging of the shaft generator operates according to the scenario.

  • PDF