• Journal of the Korean Institute of Telematics and Electronics
• /
• v.22 no.4
• /
• pp.59-65
• /
• 1985

This paper presents a design of the PWM digital servo controller and a real-time trajectory planning algorithm and a trajectory tracking algorithm for industrial robot. To be specific, a decentralized control system with hierarchical structure for industrial robot, related hardware and software, and monitor program for convinence of user are implemented. Actually, it was recognized by experiments that continuous path control on the R4 plane was possible using the above servo controller and control algorithms.

• Proceedings of the KSME Conference
• /
• 2000.04a
• /
• pp.481-486
• /
• 2000

This paper presents vibration control performance of a passenger vehicle installed with olectro-rheological(ER) engine mounts. As a first step, a mixed-mode ER engine mount is modeled and manufactured. After verifying the controllability of the dynamic stiffness by the intensity of the electric field, ER engine mounts are incorporated with a full-car model. The governing equation of motion is then formulated by considering engine excitation force. A skyhook controller to attenuate vibration motions is designed. The controller is implemented through hardware-in-the-loop simulation and control responses are presented in the both frequency and time domains.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 1996.11a
• /
• pp.738-742
• /
• 1996

This paper presents the automatic monitoring system for the small and medium sized manufacturing system. The monitoring system was composed of main controller, network card and monitoring sub controller for the unit machine. PC was used for the main controller and monitoring controller, which has the same hardware with the network card, was developed using Intel 80196 microprocessor.

• Journal of Institute of Control, Robotics and Systems
• /
• v.14 no.10
• /
• pp.983-990
• /
• 2008

This paper presents the fault detection and diagnosis(FDD) algorithm to enhance reliability of a longitudinal controller for an autonomous All-Terrain Vehicle(ATV). The FDD is designed to monitor and identify faults which may occur in distributed hardware used for longitudinal control, e.g., DSPs, CAN, sensors, and actuators. The proposed FDD is an integrated approach of decentralized and centralized FDD. While the former is processed in a DSP and suitable to detect faults in a single hardware, it is sensitive to noise and disturbance. On the other hand, the latter is performed via communication and it detects and diagnoses faults through analyzing concurrent performances of multiple hardware modules, but it is limited to isolate faults specifically in terms of components in the single hardware. To compensate for disadvantages of each FDD approach, two layered structure including both decentralized and centralized FDD is proposed and it allows us to make more robust fault detection and more specific fault isolation. The effectiveness of the proposed method will be validated experimentally.

• ETRI Journal
• /
• v.25 no.5
• /
• pp.328-336
• /
• 2003

Bluetooth is a specification for short-range wireless communication using the 2.4 GHz ISM band. It emphasizes low complexity, low power, and low cost. This paper describes an area-efficient digital baseband module for wireless technology. For area-efficiency, we carefully consider hardware and software partitioning. We implement complex control tasks of the Bluetooth baseband layer protocols in software running on an embedded microcontroller. Hardware-efficient functions, such as low-level bitstream link control; host controller interfaces (HCIs), such as universal asynchronous receiver transmitter (UART) and universal serial bus (USB)interfaces; and audio Codec are performed by dedicated hardware blocks. Furthermore, we eliminate FIFOs for data buffering between hardware functional units. The design is done using fully synthesizable Verilog HDL to enhance the portability between process technologies so that our module can be easily integrated as an intellectual property core no system-on-a-chip (SoC) ASICs. A field programmable gate array (FPGA) prototype of this module was tested for functional verification and realtime operation of file and bitstream transfers between PCs. The module was fabricated in a $0.25-{\mu}m$ CMOS technology, the core size of which was only 2.79 $mm{\times}2.80mm$.

• Transactions of the Korean Society of Mechanical Engineers A
• /
• v.26 no.7
• /
• pp.1401-1407
• /
• 2002

This paper represents an investigation of the vehicle-to-vehicle distance control system using Hardware-in-the-Loop Simulation(HiLS). Control logic is primarily developed and tested with a specially equipped test vehicle. Establishment of an efficient and low cost development tool is a very important issue, and test vehicle approach is costly and time consuming. HiLS method is useful in the investigation of driver assistance and active safety systems. The HiLS system consists of a stepper motor for throttle control, a hydraulic brake system with an electronic vacuum booster, an electronic controller unit, a data logging computer which are used to save vehicle states and signals of actuator through a CAN and a simulation computer using mathematical vehicle model. Adaptation of a CAN instead of RS-232 Serial Interface for communication is a trend in the automotive industry. Since this environment is the same as a test vehicle, a control logic verified in laboratory can be easily transferred to a test vehicle.

• Journal of Korea Society of Digital Industry and Information Management
• /
• v.9 no.2
• /
• pp.55-61
• /
• 2013

A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing. The FPGA configuration is generally specified using a hardware description language (HDL), similar to that used for an application-specific integrated circuit (ASIC) (circuit diagrams were previously used to specify the configuration, as they were for ASICs, but this is increasingly rare). Contemporary FPGAs have large resources of logic gates and RAM blocks to implement complex digital computations. In this paper, we implement a system of digital instrumentation using FPGA. This system consists of the trigger part, memory address controller part, control FSM part, Encoder part, LCD controller part. The hardware implement using FPGA and the verification of the operation is done in a PC simulation. The proposed hardware was mapped into Cyclone III EP2C5Q208 from Altera and used 1,700(40%) of Logic Element (LE). The implemented circuit used 24,576-bit memory element with 6-bit input signal. The result from implementing in hardware (FPGA) could operate stably in 140MHz.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.16 no.6
• /
• pp.577-586
• /
• 2011

This paper describes the development of hardware simulator for the operation analysis of DC microgrid. The hardware simulator consists of several distributed power sources such as a wind power generation, solar power and fuel cell, and two energy storages such as a supercapacitor and battery. The main controller which performs a role of energy management and state monitoring is connected with the local controller in each power source and storage through ethernet-based communication link. The developed hardware simulator can be utilized to analyze the performance DC microgrid with practical manner.

• Proceedings of the KIEE Conference
• /
• 1997.11a
• /
• pp.116-118
• /
• 1997

The moving average filter in this paper, which has robust performance to the noise and can be easily implementable in hardware, is modified in view of real-time processing of the focus value. The simple hardware configurations are implemented to calculate the focus value in real-time. The stable controller of focus lens actuated by motors are designed. The hardware which are composed of EPLD, cheap vision chips, and CPU etc. are designed to perform the real-time calculation of focus value.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.11 no.6
• /
• pp.379-387
• /
• 1986

The architecture and design of a highperformance general-purpose microprogrammable sequential controller are presented. Conventional sequential controllrs are limited by speed, memory requirement, flexibility and programming ease. The proposed controller solves those limitations. it has a fixed hardware and is microprogrammable throutgh firmware modification. It is especially designed for complex high-speed sequential controllers requiring large I/O capabilities, such as industrial process ocntroller or power electronic conversion controller.