• Title/Summary/Keyword: HHVSCR

Search Result 3, Processing Time 0.017 seconds

A Study on SCR-Based ESD Protection Device with Improved Robustness Using Stack Technology (Stack 기술을 이용한 향상된 감내 특성을 갖는 SCR 기반 ESD 보호 소자에 관한 연구)

  • Kwak, Jae-Chang
    • Journal of IKEEE
    • /
    • v.23 no.3
    • /
    • pp.1015-1019
    • /
    • 2019
  • In this paper, a new ESD protection device is proposed to improve the trigger voltage and robustness. The HHVSCR and the proposed device were compared to verify the trigger voltage, the holding voltage and the robustness. The gate length was modified to verify the electrical characteristics. The trigger voltage, the holding voltage and the robustness were certified by comparing the proposed device and the stacking structure.

A Study on PMOS Embedded ESD Protection circuit with Improved Robustness for High Voltage Applications. (향상된 감내특성을 갖는 PMOS 삽입형 고전압용 ESD 보호회로에 관한 연구)

  • Park, Jong-Joon
    • Journal of IKEEE
    • /
    • v.21 no.3
    • /
    • pp.234-239
    • /
    • 2017
  • In this paper, we propose an ESD (Electrostatic Discharge) protection circuit based on a new structure of SCR (Silicon Controlled Rectifier) embedded with PMOS structure. The proposed ESD protection circuit has a built-in PMOS structure and has a latch-up immunity characteristic and an improved tolerance characteristic. To verify the characteristics of the proposed ESD protection circuit and to analyze its operating characteristics, we compared and analyzed the characteristics of the existing ESD protection circuit using TCAD simulation. Simulation results show that the proposed protection ESD protection circuit has superior latch-up immunity characteristics like the existing SCR-based ESD protection device HHVSCR (High Holding Voltage SCR). Also, according to the results of the HBM (Human Body Model) maximum temperature test, the proposed ESD protection circuit has a maximum temperature value of 355K, which is about 20K lower than the existing HHVSCR 373K. In addition, the proposed ESD protection circuit with improved electrical characteristics is designed by applying N-STACK technology. As a result of the simulation, the proposed ESD protection circuit has a holding voltage characteristic of 2.5V in a single structure, and the holding voltage increased to 2-STACK 4.2V, 3-STACK 6.3V, 4-STACK 9.1V.

Highly Robust AHHVSCR-Based ESD Protection Circuit

  • Song, Bo Bae;Koo, Yong Seo
    • ETRI Journal
    • /
    • v.38 no.2
    • /
    • pp.272-279
    • /
    • 2016
  • In this paper, a new structure for an advanced high holding voltage silicon controlled rectifier (AHHVSCR) is proposed. The proposed new structure specifically for an AHHVSCR-based electrostatic discharge (ESD) protection circuit can protect integrated circuits from ESD stress. The new structure involves the insertion of a PMOS into an AHHVSCR so as to prevent a state of latch-up from occurring due to a low holding voltage. We use a TACD simulation to conduct a comparative analysis of three types of circuit - (i) an AHHVSCR-based ESD protection circuit having the proposed new structure (that is, a PMOS inserted into the AHHVSCR), (ii) a standard AHHVSCR-based ESD protection circuit, and (iii) a standard HHVSCR-based ESD protection circuit. A circuit having the proposed new structure is fabricated using $0.18{\mu}m$ Bipolar-CMOS-DMOS technology. The fabricated circuit is also evaluated using Transmission-Line Pulse measurements to confirm its electrical characteristics, and human-body model and machine model tests are used to confirm its robustness. The fabricated circuit has a holding voltage of 18.78 V and a second breakdown current of more than 8 A.