• Title/Summary/Keyword: HD Video

Search Result 246, Processing Time 0.021 seconds

An Implementation of Highly Integrated Signal Processing IC for HDTV

  • Hahm Cheul-Hee;Park Kon-Kyu;Kim Hyoung-Gil;Jung Choon-Sik;Lee Sang-keun;Jang Jae-Young;Park Sung-Uk;Chon Byung-Hoan;Chun Kang-Wook;Jo Jae-Moon;Song Dong-il
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2003.11a
    • /
    • pp.69-72
    • /
    • 2003
  • This paper presents a signal processing IC for digital HDTV, which is designed to operate in bunt-in HDW or in HD-set-top Box. The chip supports de-multiplexing an ISO/IEC 13818-1 MPEG-2 TS stream. It decodes MPEG-2 MP@HL video bitstream, and provides high-quality scaled video for display on HDTV monitor. The chip consists of ARM7TDMI for TS-Demux, PCI interface, Audio interface, MPEG2 MP@HL video decoder Display processor, Graphic processor, Memory controller, Audio int3face, Smart Card interface and UART. It is fabricated using Sam sung's 0.18-um and the package of 492-pin BGA is used.

  • PDF

Adaptive Coefficient Scanning for Inter-prediction Mode in H.264/AVC (H.264/AVC에서 화면 간 예측 모드의 압축 성능 향상을 위한 적응적인 계수 탐색 방법)

  • Baek, Seung-Jin;Park, Chun-Su;Ko, Sung-Jea
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.46 no.3
    • /
    • pp.89-95
    • /
    • 2009
  • H.264/AVC is the state-of-the-art video compression standard which achieves high coding efficiency compared with the previous standards. H.264/AVC adopts zig-zag scanning in order to encode quantized transform coefficients in a block. However, its performance is not satisfactory because all blocks are scanned in the fixed order without considering the characteristics of blocks. This paper presents an adaptive coefficient scanning method for improving inter coding efficiency in H.264/AVC. In the proposed method, the coefficient scanning order for each prediction mode is adaptively controlled based on the information of previously-coded blocks. The experimental results show that the proposed coefficient scanning method improves the coding efficiency about 2.29% for high-quality HD sequences.

Design of Scalable Intra-prediction Architecture for H.264 Decoders (H.264 복호기를 위한 스케일러블 인트라 예측기 구조 설계)

  • Lee, Chan-Ho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.11
    • /
    • pp.77-82
    • /
    • 2008
  • H.264 is a video coding standard of ITU-T and ISO/IEC, and widely spreads its application due to its high compression ratio more than twice that of MPEG-2 and high image quality. It has different architecture depending on demands since it is a lied from small image of QVGA to large size of HD. In this paper, We propose a scalable architecture for intra-prediction of H.264 decoders. The proposed scheme has a scalable architecture that can accommodate up to 4 processing elements depending on performance demands and can reduce the number of access to memory using efficient memory management so as to be energy-efficient. We design the intra-prediction unit using Verilog-HDL and verily it by prototyping using an FPGA. The performance is analyzed using the results of design.

Implementation of An 1.5Gbit/s Wireless Data Transmission System at 300GHz Band (300GHz 대역 1.5Gbit/s 무선 데이터 전송 시스템 구현)

  • Lee, Won-Hui;Chung, Tae-Jin
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.11 no.2
    • /
    • pp.1-6
    • /
    • 2011
  • In this paper, an 1.5Gbit/s wireless data transmission system using the carrier frequency of 300 GHz band was implemented. The RF front-end was composed of schottky diode sub-harmonic mixer, frequency tripler, and horn antennas for transmitter and receiver, respectively. The LO frequencies of sub-harmonic mixer are 150GHz for transmit chain and 156GHz for receive chain. The ASK(Amplitude Shift Keying) modulation was used in the transmitter and the envelope detection method was used in the heterodyne receiver. The conversion loss of sub-harmonic mixer and implementation system loss were measured to be 9.8dB and 1.2dB, respectively. The 1.5Gbit/s video signal with HD-SDI format was transmitted over wireless distance of 40cm without optical lens(4.2m with optical lens) and displayed on HDTV at the transmitted average output power of $20{\mu}W$.

Camera and Receiver Development for 3D HDTV Broadcasting (3차원 고화질TV 방송용 카메라 및 수신기 개발)

  • 이광순;허남호;안충현
    • Journal of Broadcast Engineering
    • /
    • v.7 no.3
    • /
    • pp.211-218
    • /
    • 2002
  • This paper introduces the HD 3DTV camera and 3DTV receiver that are compatible with the ATSC HDTV broadcasting system. The developed 3DTV camera is based on stereoscopic techniques, and it has control function to control both left and right zoom lens simultaneously and to control the vergence. Moreover, in order to control the vergence manually and to eliminate the synchronization problem of the both images, the 3DTV camera has the 3DTV video multiplexing function to combine the left and right images into the single image. The developed 3DTV signal, and it has the various analog/digital interfaces. The performance of the developed system is confirmed by shooting the selected soccer game in 2002 FIFA KOREA/JAPANTM World Cup and by broadcasting the match. The HD 3DTV camera and receiver will be applied to the 3DTV industries such as 3D movie, 3D game, 3D image processing, 3DTV broadcasting system, and so on.

A Parallel Hardware Architecture for H.264/AVC Deblocking Filter (H.264/AVC를 위한 블록현상 제거필터의 병렬 하드웨어 구조)

  • Jeong, Yong-Jin;Kim, Hyun-Jip
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.10 s.352
    • /
    • pp.45-53
    • /
    • 2006
  • In this paper, we proposed a parallel hardware architecture for deblocking filter in K264/AVC. The deblocking filter has high efficiency in H.264/AVC, but it also has high computational complexity. For real time video processing, we chose a two 1-D parallel filter architecture, and tried to reduce memory access using dual-port SRAM. The proposed architecture has been described in Verilog-HDL and synthesized on Hynix 0.25um CMOS Cell Library using Synopsys Design Compiler. The hardware size was about 27.3K logic gates (without On-chip Memory) and the maximum operating frequency was 100Mhz. It consumes 258 clocks to process one macroblock, witch means it can process 47.8 HD1080P(1920pixel* 1080pixel) frames per second. It seems that it can be used for real time H.264/AVC encoding and decoding of various multimedia applications.

A Study on the Design of IoT-based Thermal Sensor and Video Sensor Integrated Surveillance Equipment (IoT 기반 열상 센서와 영상 센서 일체형 감시 장비 설계에 관한 연구)

  • Lee, Yun-Min;Shin, Jin-Seob
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.19 no.6
    • /
    • pp.9-13
    • /
    • 2019
  • In this paper, IoT based thermal sensor data and image sensor integrated environmental monitoring system for ship, and it is the monitoring system which can process and transmit the Full HD IP camera image and thermal data transmitted from the thermal module for processing and transmitting, and the viewer S/W is to be developed which provides in real time the information for actual surrounding temperature together with the image, and enables fire prediction which was impossible in the case of the existing equipment by estimating the temperature change as the thermal image is added to the image camera, and saves and analyzes all data while receiving the temperature data and image signal transmitted from the integrated thermal sensor environmental monitoring equipment for ship and displaying them as 2D on the monitoring system.

A study on the Influence of lighting on DLP videos of HDTV news programs (HDTV 뉴스 조명이 DLP 영상해상도에 미치는 영향에 관한 연구)

  • Kim, Yong-Kyu;Lee, Ki-Tae;Choi, Seong-Jhin
    • Journal of Broadcast Engineering
    • /
    • v.13 no.6
    • /
    • pp.838-848
    • /
    • 2008
  • Recently, new multimedia techniques using lighting and projection are often used for the production of broadcasting programs. Also news programs use DLP(Digital Lighting Processing) videos with good resolution escaping from the existing set changes. This paper examined the correlations between lighting sources and the resolution of DLP videos, and had a simulation, and then it proposed DLP used ideal lighting for news programs. This paper comparatively examined the resolution of DLP videos influenced by the conditions of lighting, using the videos picked up on the HD camera and the measuring monitor.

A Study on Effective Bandwidth Algorithms for Mass Broadcasting Service with Channel Bonding (채널 결합 기반 대용량 방송서비스를 위한 유효 대역폭 추정 알고리즘에 대한 연구)

  • Yong, Ki-Tak;Shin, Hyun-Chul;Lee, Dong-Yul;You, Woong-Sik;Choi, Dong-Joon;Lee, Chae-Woo
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.49 no.3
    • /
    • pp.47-61
    • /
    • 2012
  • parallel transmitting system with channel bonding method have been proposed to transmit mass content such as UHD(Ultra High Definition) in HFC(Hybrid Fiber Coaxial) networks. However, this system may lead to channel resource problem because the system needs many channels to transmit mass content. In this paper, we analyze three effective bandwidth approximation algorithms to use the bonding channel efficiently. These algorithms are the effective bandwidth of Gaussian approximation method algorithm proposed by Guerin, the effective bandwidth based on statistics of video frames proposed by Lee and the effective bandwidth based on Gaussian traffic proposed by Nagarajan. We also evaluate compatibility of algorithms to the mass broadcasting service. OPNET simulator is used to evaluate the performance of the algorithms. For accuracy of simulation, we make mass source from real HD broadcasting stream.

The Efficient Coding Tools based 3-Dimensional Transform in H.264/AVC (H.264/AVC에서 3차원 변환에 기반을 둔 효율적인 동영상 압축 방법)

  • Jo, Jae-Kyu;Cho, Hye-Jeong;Lee, Jin-Ho;Jeong, Se-Yoon;Ahn, Chang-Beom;Oh, Seoung-Jun
    • Journal of Broadcast Engineering
    • /
    • v.15 no.3
    • /
    • pp.434-453
    • /
    • 2010
  • In this paper, we propose 3DTE(3-Dimensional Transform Environment) that is based on 3DT(Dimensional Transform) that performs 2-dimensional integer DCT(Discrete Cosine Transform) based on $4{\times}4$ block and 1-dimensional integer DCT based on $4{\times}1$ block after collecting same frequency coefficients in neighboring $4{\times}4$ block and supports it's additional coding tools for high performance. The transform of 3DT can keep prediction error by using $4{\times}4$ block and reduce spatial redundancy additionally. The proposed 3DTE can provide coding tools to improve the coding efficiency with using 3DT. The performance of 3DTE compared to JM11.0 is average 3.58% and 5.40% bit savings for all test sequences and HD sequences, respectively, with keeping subjective video quality in High profile.