• KSII Transactions on Internet and Information Systems (TIIS)
• /
• v.8 no.11
• /
• pp.4189-4202
• /
• 2014

In this paper, we propose a priority-based unequal error protection scheme of data partitioned H.264/AVC video with hierarchical quadrature amplitude modulation. In order to map data with higher priority onto the most significant bits of QAM constellation points, a priority sorting method categorizes different data partitions according to the unequal importance factor of encoded video data in one group of pictures by evaluated the average distortion. Then we propose a hierarchical quadrature amplitude modulation arrangement with adaptive constellation distances, which takes into account the unequal importance of encoded video data and the channel status. Simulation results show that the proposed scheme improves the received video quality by about 2 dB in PSNR comparing with the state-of-the-art unequal error protection scheme, and outperforms EEP scheme by up to 5 dB when the average channel SNR is low.

• Proceedings of the Korea Contents Association Conference
• /
• 2006.11a
• /
• pp.499-502
• /
• 2006

H.264/MPEG4 Advanced Video coding joint standard needs deblocking filter of decoder. We propose a better deblocking algorithm ensuring picture quality even if it is low bit-rate and bandwidth in MPEG-4 video. The complexity diminishes in proposed deblocking algorithm because it uses only simple shift, addition and comparison. We handle dividing into complexity area, medium area and simple area after counting boundary intensity of mask block to identify presence of block effects. As a result of experiment, we make certain of that block effects reduces in proposed deblocking algorithm.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.35 no.2C
• /
• pp.161-171
• /
• 2010

In this paper, we propose an adaptive rate control in Unit-level for real-time H.264/AVC. For given QP, bits according to video characteristics, and current frame is close correlation between the adjacent frames. Using the statistical characteristic, we obtain change of occurrence bit about QP to apply the bit amount by QP from the video characteristic and applied in the estimated bit amount of the each unit of current frame. In addition, we use weight with QP and occurrence bit amount that is statistical information of encoded previous frames. Simulation results show that the proposed rate control scheme achieves time saving of more than 99% over JM 12.1 rate control algorithm. Nevertheless, PSNR and bit rate were almost same as the performances of JM.

• IEIE Transactions on Smart Processing and Computing
• /
• v.5 no.4
• /
• pp.231-234
• /
• 2016

The next-generation video coding standard known as High-Efficiency Video Coding (HEVC) was developed with the aim of doubling the bitrate reduction offered by H.264/Advanced Video Coding (AVC) at the expense of an increase in computational complexity. Mode decision with motion estimation is still one of the most time-consuming computations in HEVC, as it is with H.264/AVC. Several schemes for a fast mode decision have been presented in reference software and in other studies. However, a possible speed-up in conventional schemes is sometimes insignificant for videos that have inhomogeneous spatial and temporal characteristics. This paper proposes a bypass algorithm to skip large-block-size predictions for videos where small block sizes are preferred over large ones. The proposed algorithm does not overlap with those in previous works, and thus, is easily used with other fast algorithms. Consequently, an independent speed-up is possible.

• Proceedings of the Korean Society of Broadcast Engineers Conference
• /
• 2009.01a
• /
• pp.207-210
• /
• 2009

An efficient algorithm to compress high dynamic range (HDR) videos is proposed in this work. We separate an HDR video sequence into a tone-mapped low dynamic range (LDR) sequence and a ratio sequence. Then, we encode those two sequences using the standard H.264/AVC codec. During the encoding, we allocate a limited amount of bit budget to the LDR sequence and the ratio sequence adaptively to maximize the qualities of both the LDR and HDR sequences. While a conventional LDR decoder uses only the LDR stream, an HDR decoder can reconstruct the HDR video using the LDR stream and the ratio stream. Simulation results demonstrate that the proposed algorithm provides higher performance than the conventional methods.

• ETRI Journal
• /
• v.33 no.2
• /
• pp.145-154
• /
• 2011

We present a novel video codec for supporting entertainment-quality video. It has new coding tools such as an intra prediction with offset, integer sine transform, and enhanced block-based adaptive loop filter. These tools are used adaptively in the processing of intra prediction, transform, and loop filtering. In our experiments, the proposed codec achieved an average reduction of 13.35% in BD-rate relative to H.264/AVC for 720p sequences.

• Electronics and Telecommunications Trends
• /
• v.25 no.2
• /
• pp.8-18
• /
• 2010

AVC|H.264 보다 2배 이상의 압축률을 목표로 하는 HVC 표준화가 2010 년1월부터 MPEG과 VCEG이 공동 설립한 JCT-VC에 의해 시작되었다. AVC|H.264가 유선망과 무선망이 통합되고 방송과 통신이 융합되어 언제 어디서나 인터넷과 방송을 즐길 수 있는 방통 융합서비스 시대를 개척하였다면, HVC는 방통융합 서비스를 한 단계 더 진보시킬 수 있는 표준이 될 것으로 예상된다. 본 고에서는 MPEG과 VCEG 이 공동으로 추진하는 JCT-VC HVC 표준화의 동향에 대해서 설명한다.

• Journal of the Institute of Electronics Engineers of Korea SP
• /
• v.44 no.4 s.316
• /
• pp.8-16
• /
• 2007

For the improvement of coding efficiency, the H.264/AVC video coding standard employs new coding tools compared with existing coding standards. However, due to these new coding tools, the complexity of K264/AVC standard encoder is greatly increased. Specifically, the inter/intra mode decision method using RDO(rate-distortion optimization) technique is one of the most complex parts in H.264/AVC. In this paper, we focus on the complexity reduction in macroblock mode decision. In the proposed method, we reduce the complexity of the $4{\times}4$ mode decision process using $4{\times}4$ simple square filters, and using spatial block correlation method. Additionally, exploiting the best mode of sub_macroblock in $Inter8{\times}8$ mode, we proposed an algorithm to eliminate some intra modes in current macroblock mode decision process. In addition, we employed a method to raise the probability to select SKIP, $Intra16{\times}16$, and $Intra16{\times}16$ modes which usually show low complexity and low bitrate compared with other modes. From the simulation results, the proposed algorithm reduce the encoding time by maximum 83% of total, and reduce the bitrate of the overall sequences by $8{\sim}10%$ on the average compared with existing coding methods.

• Proceedings of the Korean Society of Broadcast Engineers Conference
• /
• 2013.06a
• /
• pp.354-356
• /
• 2013

ITU와 ISO/IEC가 공동으로 UHD급 영상 부호화를 위해 표준화를 진행하고 있는 HEVC 코덱은 H.264/AVC 대비 2배 이상의 압축 효율을 갖는 것을 목표로 정하고 있다. HEVC(High Efficiency Video Coding)는 In-Loop Filter 기술로 H.264/AVC에서 사용하고 있는 Deblocking Filter와 새롭게 추가 된 SAO(Sample Adaptive Offset)를 사용하고 있다. 본 논문에서는 HEVC의 In-Loop Filter 기술 중 하나인 SAO의 기술의 EO에서 Category를 조금 더 정확하게 판단하여 분류하는 방법을 제안을 한다.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.45 no.11
• /
• pp.71-76
• /
• 2008

H.264(or MPEG-4/AVC pt.10) is a high performance video coding standard, and is widely used. Variable length code (VLC) of the H.264 standard compresses data using the statistical distribution of values. A decoder parses the compressed bit stream and searches decoded values in lookup tables, and the decoding process is not easy to implement by hardware. We propose an architecture of variable length decoder(VLD) for the H.264 baseline profile(BP) L4. The CAVLD decodes syntax elements using the combination of arithmetic units and lookup tables for the optimized hardware architecture. A barral shifter and a first 1's detector parse NAL bit stream, and are shared by Exp-Golomb decoder and CAVLD. A FIFO memory between CAVLD and the reorder unit and a buffer at the output of the reorder unit eliminate the bottleneck of data stream. The proposed VLD is designed using Verilog-HDL and is implemented using an FPGA. The synthesis result using a 0.18um standard CMOS technology shows that the gate count is 22,604 and the decoder can process HD($1920{\times}1080$) video at 120MHz.