• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.6 no.1
• /
• pp.48-54
• /
• 2002

Gigabit Ethernet was advented as Internet's activation from owing to Internet user and the development of its various application and as inevitability the high-speed network as its demand for more and more the bandwidth by much application using the network. This Gigabit Ethernet makes an alternative plan to solve the request traffic by Internet user, because it holds several merits as providing great capacity with the network in the existing Ethernet environment and as displaying highly efficient ability This paper researches into a concept and characters about Gigabit Ethernet technology and raises the stability and efficiency of Gigabit Ethernet with regard of competing against FDDI technology and using Traffic analysis.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.41 no.5
• /
• pp.27-36
• /
• 2004

In this paper, we propose the ethernet Inter-Processor Communication (IPC) network architecture and 10gigabit ethernet frame multiplex/demultiplexer architecture for the edge switch system based on Linux that has 10 Gigabit Ethernet (10Gigabit Ethernet) port with 72Gbps capacities. we discuss the ethernet IPC with ethernet switch and we propose design and implementation of ethernet Inter-Processor Communication (IPC) network architecture and multiple gigabit ethernet frame rnultiplexing/demultiplexing scheme to handle 10gigabit ethernet frame instead of using 10gigabit network processor. And then ethernet Inter-Processor Communication (IPC) network architecture and 10gigabit ethernet frame MUX/DMUX architecture is designed verified and implemented.

• Proceedings of the IEEK Conference
• /
• 2003.07a
• /
• pp.378-381
• /
• 2003

This paper presents a design and implementation of 10gigabit ethernet frame multiplexer/demultiplexer. In this paper, we discuss gigabit and 10 gigabit ethernet standard interfaces(GMII/XGMII) and we propose multiple gigabit ethernet frame multiplexing/demultiplexing scheme to handle 10gigabit ethernet frame instead of using 10gigabit network processor. And then 10gigabit ethernet frame MUX/DMUX is designed, verified and implemented using FPGA.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2002.05a
• /
• pp.125-129
• /
• 2002

In the multimedia age, the development of Internet/Intranet circumstances makes Required Traffic per user be gradually larger. And the more demand getting many pieces of information quickly increases, the more required the rapid network is as a necessary consequence. This is why we need the advanced Ethernet. Gigabit Ethernet has many advantages in many respects. For example, it increases the capacity of network and makes network highly efficient in the existing Ethernet circumstance. Thus, Gigabit Ethernet becomes a counterproposal that can resolve Required Traffic per internet user. Present study inquires the concepts and the characteristics connected with Gigabit Ethernet Technology and analyses the Link efficiency with a hypothetical modeling.

• Journal of the Korean Professional Engineers Association
• /
• v.29 no.5
• /
• pp.99-103
• /
• 1996

In this paper we discuss Gigabit information communication service utilizing Gigabit information super-highway, multimedia data processing technology for the services, multimedia communication protocol for transmitting multimedia data and construction of Gigabit information communication network which can be accessed everywhere and present items which should be tactically prepared for high-level information society of the 21 st century.

• The Journal of the Korea Contents Association
• /
• v.2 no.3
• /
• pp.96-104
• /
• 2002

This paper has done a network performance test as well as result analysis of the test in a real campus gigabit network The inner network backbone consists of gigabit ethernet . The mean ratio of network use is below 1% age, and the maximum one comes to 10%. The floating capacity is still good enough to meet network flowing because the mean ratio of inner campus network as outer ones is 30.4% and the maximum one is merely 38.3%. But there appears a security problem. We must make a device blocking illegal approach to the client form outer network It is important that we can a away to manage the campus gigabit network efficiently on the basis of the given data from this performance test.

• Proceedings of the IEEK Conference
• /
• 2003.11b
• /
• pp.53-56
• /
• 2003

Ethernet is one of the most successful LAN technologies. Now gigabit ethernet is available in real network and some network interface cards(NIC) supports TCP segment offloading (TSO), IP checksum offloading(ICO), Jumbo frame and interrupt moderation. If we use this features appropriately, we obtain high throughput with low CPU utilization. This paper represents the network performance by varying above features.

• Proceedings of the Korean Information Science Society Conference
• /
• 2004.04a
• /
• pp.427-429
• /
• 2004

최근 광대역 멀티미디어 서비스에 대한 관심이 HD(High Density)방송의 시작과 함께 고조되고 있다. WPEG(Moving Picture Experts Group) HD 방송 채널을 수용하기 위해서 요구되는 방송대역은 20Mbps로 현재 가입자 망으로 한계를 가지고 있다. 궁극적인 해결 방안으로 FTTH(Fiber To The Hone) 광 가입자망이 논의되고 있다. 광 가입자 망의 유력한 방법중의 하나가 Gigabit Ethernet PON으로 IEEE(Institute of Electrical and Electronics) 802.3 EFH(Ethernet First Mile) AH Group을 중심으로 표준화 진행 중에 있다. IEEE 802.3 EFM AH Group에서는 가입자 망 장애에 대한 Protection 링크 이중화가 고려되고 있지 않아 본 논문에서 Gigabit Ethernet PON에서 링크 이중화 방법을 제시 하고자 한다.

• Proceedings of the IEEK Conference
• /
• 2005.11a
• /
• pp.1035-1038
• /
• 2005

This paper describes the designs and the implementations of two H/W IPSec Systems, look-aside and inline, on TOE (Transport Offloading Engine). These systems aim for guaranteeing the security of datagram networks while preserving the bandwidth of gigabit networks. The TOE offloads a host CPU from network burdens, so that it makes the gigabit wire speed possible, and then deeper level security architecture of the IPSec guarantees the security of gigabit service network dominated by datagram packets. The focus of this paper is to minimize the TOE's performance degradation caused by the computation-oriented IPSec. The look-aside IPSec system provides a significant improvement in the CPU offload of the IPSec cryptography loads. However, the inline system completely offloads the host CPU from whole IPSec loads, providing significant additional cost saving compared to the look-aside system. In this paper, the implementations of TOE cards including commercial IPSec processors are presented. As the result of performance evaluation with the protocol analyzer, we can get the fact that the inline IPSec system is 8 times faster than the S/W system and 2 times faster than the look-aside system.

• The KIPS Transactions:PartC
• /
• v.12C no.1 s.97
• /
• pp.11-18
• /
• 2005

This paper proposes a packet header collector, based on a network processor with multi-processor and multi-threads, that shows a high throughput on gigabit network. The proposed collector has an architecture to separate packets coming from gigabit network into headers and payloads, and distribute them to multiple 100Mbit MAC ports. The architecture hiring a unique buffer management method and load distribution strategy among multiple processors is evaluated empirically in depth.