• Title/Summary/Keyword: Gate Metering

Search Result 4, Processing Time 0.017 seconds

Study on Methodology for Effect Evaluation of Information Offering to Rail passengers - Focusing on the Gate Metering Case Study considering congested conditions at a platform - (철도 이용객 정보제공 효과평가 방법론 연구 - 승강장의 혼잡상황을 고려한 Gate Metering 사례 연구 중심으로 -)

  • Lee, Seon-Ha;Cheon, Choon-Keun;Jung, Byung-Doo;Yu, Byung-Young;Kim, Eun-Ji
    • The Journal of The Korea Institute of Intelligent Transport Systems
    • /
    • v.14 no.3
    • /
    • pp.50-62
    • /
    • 2015
  • Recently, Subway Line No. 9, described as a 'hell-like' subway for its recorded load factor of max. 240% due to the opening of the 2nd phase extension section, has been causing problems of recurrent congestion in a subway station building. A recurrent congestion in the station building becomes a factor to offend rail users and to reduce the efficiency of railway management. This study aims to establish the methodology for effect evaluation of information provided to rail users, and conducts a gate metering case study considering the congested conditions at a platform among the methodologies for effect evaluation. The metering effect evaluation by load factor was conducted through selecting the micro simulation and pedestrian simulation tool grafting a gate metering. As a result, it was confirmed that, if gate metering is performed, the service level and pedestrian density of a platform by load factor would improve. In other words, if metering is conducted at a platform, it is possible to control the load factor in the waiting space of a platform. Therefore, it was judged through this study that it is possible to set up the index for effect evaluation of information provided to manage congestion of rail users, and establish the methodology for effect evaluation of information provided to rail users through a program.

Integrated Traffic Management Strategy on Expressways Using Mainline Metering and Ramp Metering (본선미터링과 램프미터링을 이용한 고속도로 통합교통관리 전략)

  • Jeong, Youngje;Kim, Youngchan;Lee, Seungjun
    • The Journal of The Korea Institute of Intelligent Transport Systems
    • /
    • v.12 no.2
    • /
    • pp.1-11
    • /
    • 2013
  • This research proposed integrated expressway traffic management strategy using ramp metering and toll mainline metering. This research suggested a traffic signal optimization model for integrated operation of ramp and mainline metering based on Demand-Capacity Model that is used to optimize allowable input volume for ramp metering in FREQ model. The objective function of this model is sectional throughput volume maximization, and this model can calculate optimal signal timings for mainline metering and ramp metering. This study conducted an effectiveness analysis of integrated metering strategy using PARAMICS and its API. It targeted Seoul's Outer Ring Expressway between Gimpo and Siheung toll gate. As a simulation result, integrated operation of mainline and ramp metering provided more smooth traffic flow, and throughput volume of mainline increased to 14% in congested section. In addition, a queue of 400 meter was formed at metering point of toll gate. This research checked that integrated traffic management strategy facilitates more efficient traffic operation of mainline and ramp from diffused traffic congestion.

Development of the Train Dwell Time Model : Metering Strategy to Control Passenger Flows in the Congested Platform (승강장 혼잡관리를 위한 열차의 정차시간 예측모형)

  • KIM, Hyun;Lee, Seon-Ha;LIM, Guk-Hyun
    • The Journal of The Korea Institute of Intelligent Transport Systems
    • /
    • v.16 no.3
    • /
    • pp.15-27
    • /
    • 2017
  • In general, increasing train dwell time leads to increasing train service frequency, and it in turn contributes to increasing the congestion level of train and platform. Therefore, the studies on train dwell time have received growing attention in the perspective of scheduling train operation. This study develops a prediction model of train dwell time to enable train operators to mitigate platform congestion by metering passenger inflow at platform gate with respect to platform congestion levels in real-time. To estimate the prediction model, three types of independent variables were applied: number of passengers to get into train, number of passengers to get out of trains, and train weights, which are collectable in real-time. The explanatory power of the estimated model was 0.809, and all of the dependent variables were statistically significant at the 99%. As a result, this model can be available for the basis of on-time train service through platform gate metering, which is a strategy to manage passenger inflow at the platform.

Smart grid and nuclear power plant security by integrating cryptographic hardware chip

  • Kumar, Niraj;Mishra, Vishnu Mohan;Kumar, Adesh
    • Nuclear Engineering and Technology
    • /
    • v.53 no.10
    • /
    • pp.3327-3334
    • /
    • 2021
  • Present electric grids are advanced to integrate smart grids, distributed resources, high-speed sensing and control, and other advanced metering technologies. Cybersecurity is one of the challenges of the smart grid and nuclear plant digital system. It affects the advanced metering infrastructure (AMI), for grid data communication and controls the information in real-time. The research article is emphasized solving the nuclear and smart grid hardware security issues with the integration of field programmable gate array (FPGA), and implementing the latest Time Authenticated Cryptographic Identity Transmission (TACIT) cryptographic algorithm in the chip. The cryptographic-based encryption and decryption approach can be used for a smart grid distribution system embedding with FPGA hardware. The chip design is carried in Xilinx ISE 14.7 and synthesized on Virtex-5 FPGA hardware. The state of the art of work is that the algorithm is implemented on FPGA hardware that provides the scalable design with different key sizes, and its integration enhances the grid hardware security and switching. It has been reported by similar state-of-the-art approaches, that the algorithm was limited in software, not implemented in a hardware chip. The main finding of the research work is that the design predicts the utilization of hardware parameters such as slices, LUTs, flip-flops, memory, input/output blocks, and timing information for Virtex-5 FPGA synthesis before the chip fabrication. The information is extracted for 8-bit to 128-bit key and grid data with initial parameters. TACIT security chip supports 400 MHz frequency for 128-bit key. The research work is an effort to provide the solution for the industries working towards embedded hardware security for the smart grid, power plants, and nuclear applications.